An improved circuit-partitioning algorithm based on min-cut equivalence relation

Integration ◽

10.1016/s0167-9260(03)00032-4 ◽

2003 ◽

Vol 36 (1-2) ◽

pp. 55-68 ◽

Author(s):

Xianyang Jiang ◽

Xubang Shen ◽

Tianxu Zhang ◽

Huayu Liu

Keyword(s):

Equivalence Relation ◽

Circuit Partitioning ◽

Partitioning Algorithm ◽

Download Full-text

Circuit partitioning algorithm for low-power design under area constraints using simulated annealing

IEE Proceedings - Circuits Devices and Systems ◽

10.1049/ip-cds:19990276 ◽

1999 ◽

Vol 146 (1) ◽

pp. 8 ◽

Author(s):

I.-S. Choi ◽

S.-Y. Hwang

Keyword(s):

Simulated Annealing ◽

Low Power ◽

Low Power Design ◽

Circuit Partitioning ◽

Partitioning Algorithm

Download Full-text

Circuit Partitioning: A Network-Flow-Based Balanced Min-Cut Approach, 1994; Yang, Wong

10.1007/springerreference_57587 ◽

2011 ◽

Keyword(s):

Network Flow ◽

Circuit Partitioning ◽

Download Full-text

Application of adaptive circuit partitioning algorithm to reduction of interconnections length between elements of VLSI circuit

9th International Conference on Electronics, Circuits and Systems ◽

10.1109/icecs.2002.1046259 ◽

2003 ◽

Author(s):

W. Szczesniak

Keyword(s):

Vlsi Circuit ◽

Circuit Partitioning ◽

Partitioning Algorithm ◽

Adaptive Circuit

Download Full-text

A Sequential Circuit Partitioning Algorithm for Dynamically Reconfigurable FPGAs

2007 International Conference on Communications, Circuits and Systems ◽

10.1109/icccas.2007.4348258 ◽

2007 ◽

Author(s):

Chi-Chou Kao ◽

Tzu-Chiang Tai ◽

Yun-Yi Hwang ◽

Yen-Tai Lai

Keyword(s):

Circuit Partitioning ◽

Sequential Circuit ◽

Dynamically Reconfigurable ◽

Partitioning Algorithm

Download Full-text

A new architecture for time-multiplexed FPGA and its circuit partitioning algorithm

TENCON 2008 - 2008 IEEE Region 10 Conference ◽

10.1109/tencon.2008.4766674 ◽

2008 ◽

Author(s):

Yen-Tai Lai ◽

Tzu-Chiang Tai ◽

Chung-Wei Liu

Keyword(s):

Circuit Partitioning ◽

Partitioning Algorithm

Download Full-text

Circuit Partitioning: A Network-Flow-Based Balanced Min-Cut Approach

Encyclopedia of Algorithms ◽

10.1007/978-1-4939-2864-4_68 ◽

2016 ◽

pp. 295-301

Author(s):

Martin D. F. Wong ◽

Honghua Hannah Yang

Keyword(s):

Network Flow ◽

Circuit Partitioning ◽

Download Full-text

Circuit Partitioning: A Network-Flow-Based Balanced Min-Cut Approach

Encyclopedia of Algorithms ◽

10.1007/978-3-642-27848-8_68-2 ◽

2014 ◽

pp. 1-7

Author(s):

Martin D. F. Wong ◽

Honghua Hannah Yang

Keyword(s):

Network Flow ◽

Circuit Partitioning ◽

Download Full-text

A circuit partitioning algorithm under path delay constraints

IEEE. APCCAS 1998. 1998 IEEE Asia-Pacific Conference on Circuits and Systems. Microelectronics and Integrating Systems. Proceedings (Cat. No.98EX242) ◽

10.1109/apccas.1998.743671 ◽

2002 ◽

Author(s):

J. Minami ◽

T. Koide ◽

S. Wakabayashi

Keyword(s):

Circuit Partitioning ◽

Delay Constraints ◽

Partitioning Algorithm

Download Full-text

A fast hypergraph min-cut algorithm for circuit partitioning

Integration ◽

10.1016/s0167-9260(00)00008-0 ◽

2000 ◽

Vol 30 (1) ◽

pp. 1-11 ◽

Author(s):

Wai-Kei Mak ◽

D.F. Wong

Keyword(s):

Circuit Partitioning ◽

Download Full-text

Scheduling driven circuit partitioning algorithm for multiple FPGAs using time-multiplexed, off-chip, multi-casting interconnection architecture

Microprocessors and Microsystems ◽

10.1016/j.micpro.2004.03.004 ◽

2004 ◽

Vol 28 (5-6) ◽

pp. 341-350

Author(s):

Young-Su Kwon ◽

Chong-Min Kyung

Keyword(s):

Circuit Partitioning ◽

Partitioning Algorithm

Download Full-text