A Sequential Circuit Partitioning Algorithm for Dynamically Reconfigurable FPGAs
Circuit partitioning algorithm for low-power design under area constraints using simulated annealing
1999 ◽
Vol 146
(1)
◽
pp. 8
◽
Keyword(s):
2011 ◽
Vol 2
(11)
◽
Keyword(s):