Logic Design of a Fast Circuit for Iterative Additions in Redundant Hybrid Number Systems
2012 ◽
Vol 1
(2)
◽
pp. 36-49
Keyword(s):
2010 ◽
Vol 57
(6)
◽
pp. 3779-3786
◽