An FPGA Implemented Processor Architecture with Adaptive Resolution

First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06) ◽

10.1109/ahs.2006.23 ◽

2006 ◽

Cited By ~ 3

Author(s):

J. Torresen ◽

J. Jakobsen

Keyword(s):

Processor Architecture ◽

Adaptive Resolution

Customising a processor architecture for multimedia applications

Electronic Systems and Software ◽

10.1049/ess:20030406 ◽

2003 ◽

Vol 1 (4) ◽

pp. 29-33 ◽

Cited By ~ 1

Author(s):

H. Eichel

Keyword(s):

Multimedia Applications ◽

Processor Architecture

Parallelized Hardware Rough Set Processor Architecture in FPGA for Core Calculation in Big Datasets

2020 16th International Conference on Control, Automation, Robotics and Vision (ICARCV) ◽

10.1109/icarcv50220.2020.9305402 ◽

2020 ◽

Author(s):

Maciej Kopczynski ◽

Tomasz Grzes

Keyword(s):

Rough Set ◽

Processor Architecture

Ligand Affinities within the Open-Boundary Molecular Mechanics/Coarse-Grained Framework (I): Alchemical Transformations within the Hamiltonian Adaptive Resolution Scheme

The Journal of Physical Chemistry B ◽

10.1021/acs.jpcb.0c09805 ◽

2021 ◽

Vol 125 (3) ◽

pp. 789-797

Author(s):

Ksenia Korshunova ◽

Paolo Carloni

Keyword(s):

Molecular Mechanics ◽

Coarse Grained ◽

Open Boundary ◽

Adaptive Resolution ◽

Resolution Scheme

Adaptive Resolution Change for Versatile Video Coding

2020 IEEE International Conference on Visual Communications and Image Processing (VCIP) ◽

10.1109/vcip49819.2020.9301762 ◽

2020 ◽

Author(s):

Tsui-Shan Chang ◽

Yu-Chen Sun ◽

Ling Zhu ◽

Jian Lou

Keyword(s):

Video Coding ◽

Adaptive Resolution

Towards Efficient Superconducting Quantum Processor Architecture Design

Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems ◽

10.1145/3373376.3378500 ◽

2020 ◽

Cited By ~ 4

Author(s):

Gushu Li ◽

Yufei Ding ◽

Yuan Xie

Keyword(s):

Architecture Design ◽

Processor Architecture ◽

Quantum Processor

How to make your own processor architecture (review of Processor Design: System-on-Chip Computing for ASICs and FPGAs by Nurmi, J., Ed.; 2007) [Book reviews]

IEEE Design & Test of Computers ◽

10.1109/mdt.2008.14 ◽

2008 ◽

Vol 25 (1) ◽

pp. 96-98

Author(s):

Scott Davidson

Keyword(s):

System On Chip ◽

Design System ◽

Processor Architecture ◽

Processor Design ◽

On Chip

QrnPro: New Processor Architecture for Accelerating Quran Applications

2013 Taibah University International Conference on Advances in Information Technology for the Holy Quran and Its Sciences ◽

10.1109/nooric.2013.89 ◽

2013 ◽

Cited By ~ 1

Author(s):

Mostafa I. Soliman

Keyword(s):

Processor Architecture

Job Scheduling in Multi Processor Architecture Using Genetic Algorithm

2007 Innovations in Information Technologies (IIT) ◽

10.1109/iit.2007.4430439 ◽

2007 ◽

Cited By ~ 6

Author(s):

Elnaz Zafarani Moattar ◽

Amir Masoud Rahmani ◽

Mohammad Reza Feizi Derakhshi

Keyword(s):

Genetic Algorithm ◽

Job Scheduling ◽

Processor Architecture

MASA: a multithreaded processor architecture for parallel symbolic computing

[1988] The 15th Annual International Symposium on Computer Architecture. Conference Proceedings ◽

10.1109/isca.1988.5255 ◽

2003 ◽

Cited By ~ 46

Author(s):

R.H. Halstead ◽

T. Fujita

Keyword(s):

Processor Architecture ◽

Symbolic Computing ◽

Multithreaded Processor

The K2 parallel processor: architecture and hardware implementation

[1990] Proceedings. The 17th Annual International Symposium on Computer Architecture ◽

10.1109/isca.1990.134512 ◽

2002 ◽

Cited By ~ 6

Author(s):

M. Annaratone ◽

M. Fillo ◽

K. Nakabayashi ◽

M. Viredaz

Keyword(s):

Hardware Implementation ◽

Processor Architecture ◽

Parallel Processor