Evaluation of pH sensors using self-aligned four-terminal planar embedded metal double-gate low-temperature polycrystalline-silicon thin-film transistors on glass substrate

2016 23rd International Workshop on Active-Matrix Flatpanel Displays and Devices (AM-FPD) ◽

10.1109/am-fpd.2016.7543602 ◽

2016 ◽

Author(s):

Hiroki Ohsawa ◽

Hitoshi Suzuki ◽

Satoko Kuwano ◽

Akito Hara

Keyword(s):

Thin Film ◽

Low Temperature ◽

Glass Substrate ◽

Thin Film Transistors ◽

Polycrystalline Silicon ◽

Double Gate ◽

Silicon Thin Film

Download Full-text

Extended-Gate pH Sensors Using Self-Aligned Four-Terminal Metal Double-Gate Low-Temperature Polycrystalline-Silicon Thin-Film Transistors on Glass Substrate

ECS Meeting Abstracts ◽

10.1149/ma2016-02/33/2154 ◽

2016 ◽

Keyword(s):

Thin Film ◽

Low Temperature ◽

Glass Substrate ◽

Thin Film Transistors ◽

Polycrystalline Silicon ◽

Double Gate ◽

Silicon Thin Film

Download Full-text

Extended-Gate pH Sensors Using Self-Aligned Four-Terminal Metal Double-Gate Low-Temperature Polycrystalline-Silicon Thin-Film Transistors on Glass Substrate

ECS Transactions ◽

10.1149/07510.0253ecst ◽

2016 ◽

Vol 75 (10) ◽

pp. 253-260

Author(s):

H. Ohsawa ◽

A. Hara

Keyword(s):

Thin Film ◽

Low Temperature ◽

Glass Substrate ◽

Thin Film Transistors ◽

Polycrystalline Silicon ◽

Double Gate ◽

Silicon Thin Film

Download Full-text

Erratum: “Controllability of self-aligned four-terminal planar embedded metal double-gate low-temperature polycrystalline-silicon thin-film transistors on a glass substrate”

Japanese Journal of Applied Physics ◽

10.7567/jjap.56.129207 ◽

2017 ◽

Vol 56 (12) ◽

pp. 129207

Author(s):

Hiroki Ohsawa ◽

Shun Sasaki ◽

Akito Hara

Keyword(s):

Thin Film ◽

Low Temperature ◽

Glass Substrate ◽

Thin Film Transistors ◽

Polycrystalline Silicon ◽

Double Gate ◽

Silicon Thin Film

Download Full-text

Self-Aligned Planar Metal Double-Gate Polycrystalline-Silicon Thin-Film Transistors Fabricated at Low Temperature on Glass Substrate

IEICE Transactions on Electronics ◽

10.1587/transele.e96.c.285 ◽

2013 ◽

Vol E96.C (2) ◽

pp. 285-288 ◽

Author(s):

Hiroyuki OGATA ◽

Kenji ICHIJO ◽

Kenji KONDO ◽

Akito HARA

Keyword(s):

Thin Film ◽

Low Temperature ◽

Glass Substrate ◽

Thin Film Transistors ◽

Polycrystalline Silicon ◽

Double Gate ◽

Silicon Thin Film

Download Full-text

Self-Aligned Metal Double-Gate Low-Temperature Polycrystalline Silicon Thin-Film Transistors on Glass Substrate Using Back-Surface Exposure

Japanese Journal of Applied Physics ◽

10.7567/jjap.50.021401 ◽

2011 ◽

Vol 50 (2R) ◽

pp. 021401 ◽

Author(s):

Akito Hara ◽

Tadashi Sato ◽

Kenji Kondo ◽

Kenta Hirose ◽

Kuninori Kitahara

Keyword(s):

Thin Film ◽

Low Temperature ◽

Glass Substrate ◽

Thin Film Transistors ◽

Polycrystalline Silicon ◽

Back Surface ◽

Double Gate ◽

Silicon Thin Film

Download Full-text

Controllability of self-aligned four-terminal planar embedded metal double-gate low-temperature polycrystalline-silicon thin-film transistors on a glass substrate

Japanese Journal of Applied Physics ◽

10.7567/jjap.55.03cc01 ◽

2016 ◽

Vol 55 (3S1) ◽

pp. 03CC01 ◽

Author(s):

Hiroki Ohsawa ◽

Shun Sasaki ◽

Akito Hara

Keyword(s):

Thin Film ◽

Low Temperature ◽

Glass Substrate ◽

Thin Film Transistors ◽

Polycrystalline Silicon ◽

Double Gate ◽

Silicon Thin Film

Download Full-text

Self-Aligned Metal Double-Gate Low-Temperature Polycrystalline Silicon Thin-Film Transistors on Glass Substrate Using Back-Surface Exposure

Japanese Journal of Applied Physics ◽

10.1143/jjap.50.021401 ◽

2011 ◽

Vol 50 (2) ◽

pp. 021401 ◽

Author(s):

Akito Hara ◽

Tadashi Sato ◽

Kenji Kondo ◽

Kenta Hirose ◽

Kuninori Kitahara

Keyword(s):

Thin Film ◽

Low Temperature ◽

Glass Substrate ◽

Thin Film Transistors ◽

Polycrystalline Silicon ◽

Back Surface ◽

Double Gate ◽

Silicon Thin Film

Download Full-text

Controllability of self-aligned four-terminal planar embedded metal double-gate low-temperature polycrystalline-silicon thin-film transistors on glass substrate

2015 22nd International Workshop on Active-Matrix Flatpanel Displays and Devices (AM-FPD) ◽

10.1109/am-fpd.2015.7173258 ◽

2015 ◽

Author(s):

Hiroki Ohsawa ◽

Shun Sasaki ◽

Akito Hara

Keyword(s):

Thin Film ◽

Low Temperature ◽

Glass Substrate ◽

Thin Film Transistors ◽

Polycrystalline Silicon ◽

Double Gate ◽

Silicon Thin Film

Download Full-text

Self-Aligned Four-Terminal Planar Metal Double-Gate Low-Temperature Polycrystalline-Silicon Thin-Film Transistors for System-on-Glass

IEICE Transactions on Electronics ◽

10.1587/transele.e97.c.1048 ◽

2014 ◽

Vol E97.C (11) ◽

pp. 1048-1054 ◽

Author(s):

Akito HARA ◽

Shinya KAMO ◽

Tadashi SATO

Keyword(s):

Thin Film ◽

Low Temperature ◽

Thin Film Transistors ◽

Polycrystalline Silicon ◽

Double Gate ◽

Silicon Thin Film

Download Full-text

(Invited) Self-Aligned Four-Terminal Low-Temperature Polycrystalline-Silicon Thin-Film Transistors on Glass Substrate Using Continuous-Wave Laser Lateral Crystallization

ECS Transactions ◽

10.1149/07510.0037ecst ◽

2016 ◽

Vol 75 (10) ◽

pp. 37-47 ◽

Author(s):

A. Hara ◽

H. Ohsawa

Keyword(s):

Thin Film ◽

Low Temperature ◽

Glass Substrate ◽

Thin Film Transistors ◽

Polycrystalline Silicon ◽

Continuous Wave ◽

Continuous Wave Laser ◽

Silicon Thin Film ◽

Lateral Crystallization

Download Full-text