Architecture design to optimize multipliers in FPGAs based on Maya multiplying method

Author(s):  
Fabian Venegas Siordia ◽  
Juan J. Raygoza Panduro ◽  
Edwin C. Becerra Alvarez ◽  
Susana Ortega Cisneros ◽  
Jorge Rivera Domınguez
Keyword(s):  
1983 ◽  
Author(s):  
B. A. Rich ◽  
D. G. Haldeman ◽  
J. L. Stautberg ◽  
W. P. Whalen

Sign in / Sign up

Export Citation Format

Share Document