ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs
IEEE/ACM International Conference on Computer-Aided Design
◽
10.1109/iccad.1992.279398
◽
1992
◽
Cited By ~ 58
Author(s):
Cong
◽
Ding
Keyword(s):
Lookup Table
◽
Technology Mapping
◽
Mapping Algorithm
◽
Delay Optimization
◽
Optimal Technology
Download Full-text
Related Documents
Cited By
References
An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs
The Best of ICCAD
◽
10.1007/978-1-4615-0292-0_19
◽
2003
◽
pp. 235-248
Author(s):
Jason Cong
◽
Yuzheng Ding
Keyword(s):
Lookup Table
◽
Technology Mapping
◽
Mapping Algorithm
◽
Delay Optimization
◽
Optimal Technology
Download Full-text
FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
◽
10.1109/43.273754
◽
1994
◽
Vol 13
(1)
◽
pp. 1-12
◽
Cited By ~ 318
Author(s):
J. Cong
◽
Yuzheng Ding
Keyword(s):
Lookup Table
◽
Technology Mapping
◽
Mapping Algorithm
◽
Delay Optimization
◽
Optimal Technology
Download Full-text
An improved graph-based FPGA technology mapping algorithm for delay optimization
Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors
◽
10.1109/iccd.1992.276239
◽
2003
◽
Cited By ~ 8
Author(s):
J. Cong
◽
Y. Ding
◽
A.B. Kahng
◽
P. Trajmar
◽
K.-C. Chen
Keyword(s):
Technology Mapping
◽
Mapping Algorithm
◽
Delay Optimization
Download Full-text
A new strategy of performance-directed technology mapping algorithm for LUT-based FPGAs
1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96
◽
10.1109/iscas.1996.542151
◽
2002
◽
Author(s):
K.N. Chen
◽
T.S. Wang
◽
Y.T. Lai
Keyword(s):
Technology Mapping
◽
Mapping Algorithm
◽
New Strategy
Download Full-text
Technology mapping of lookup table-based FPGAs for performance
1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers
◽
10.1109/iccad.1991.185334
◽
1991
◽
Cited By ~ 68
Author(s):
R.J. Francis
◽
J. Rose
◽
Z. Vranesic
Keyword(s):
Lookup Table
◽
Technology Mapping
Download Full-text
Functional multiple-output decomposition with application to technology mapping for lookup table-based FPGAs
ACM Transactions on Design Automation of Electronic Systems
◽
10.1145/315773.315783
◽
1999
◽
Vol 4
(3)
◽
pp. 313-350
◽
Cited By ~ 22
Author(s):
Bernd Wurth
◽
Ulf Schlichtmann
◽
Klaus Eckl
◽
Kurt J. Antreich
Keyword(s):
Lookup Table
◽
Technology Mapping
Download Full-text
MemMap-pd: performance driven technology mapping algorithm for FPGAs with embedded memory arrays
18th International Parallel and Distributed Processing Symposium, 2004. Proceedings.
◽
10.1109/ipdps.2004.1303140
◽
2004
◽
Author(s):
A.M. Kumar
◽
B. Jayaram
◽
R. Manimegalai
◽
V. Kamakoti
Keyword(s):
Technology Mapping
◽
Embedded Memory
◽
Mapping Algorithm
◽
Memory Arrays
Download Full-text
A Dynamic Programming-Based, Path Balancing Technology Mapping Algorithm Targeting Area Minimization
2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD)
◽
10.1109/iccad45719.2019.8942053
◽
2019
◽
Cited By ~ 2
Author(s):
Ghasem Pasandi
◽
Massoud Pedram
Keyword(s):
Dynamic Programming
◽
Technology Mapping
◽
Mapping Algorithm
◽
Area Minimization
Download Full-text
Complexity Bounds for Lookup Table Implementation of Factored Forms in FPGA Technology Mapping
Lecture Notes in Computer Science - Parallel and Distributed Processing
◽
10.1007/3-540-45591-4_130
◽
2000
◽
pp. 951-958
Author(s):
Wen yi Feng
◽
Fred J. Meyer
◽
Fabrizio Lombardi
Keyword(s):
Lookup Table
◽
Technology Mapping
◽
Complexity Bounds
Download Full-text
An efficient technology mapping algorithm targeting routing congestion under delay constraints
Proceedings of the 2005 international symposium on physical design - ISPD '05
◽
10.1145/1055137.1055166
◽
2005
◽
Cited By ~ 8
Author(s):
Rupesh S. Shelar
◽
Prashant Saxena
◽
Xinning Wang
◽
Sachin S. Sapatnekar
Keyword(s):
Technology Mapping
◽
Efficient Technology
◽
Mapping Algorithm
◽
Delay Constraints
◽
Routing Congestion
Download Full-text
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close