A high throughput CAVLC hardware architecture with parallel coefficients processing for HDTV H.264/AVC enconding

2010 ◽  
Author(s):  
Fabio Luis Livi Ramos ◽  
Bruno Zatt ◽  
Thaisa Leal Silva ◽  
Altamiro Susin ◽  
Sergio Bampi
Keyword(s):  
High Throughput ◽  
Hardware Architecture

High-Throughput Sharp Interpolation Filter Hardware Architecture for the AV1 Video Codec

2021 ◽  
Author(s):  
Daiane Freitas ◽  
Claudio M. Diniz ◽  
Mateus Grellert ◽  
Guilherme Correa
Keyword(s):  
High Throughput ◽  
Hardware Architecture ◽  
Video Codec ◽  
Interpolation Filter

An Efficient Hardware Architecture for High Throughput AES Encryptor Using MUX Based Sub Pipelined S-Box

2016 ◽  
Vol 94 (4) ◽  
pp. 2259-2273 ◽  
Author(s):  
Sridevi Sathya Priya ◽  
Palanivel Karthigaikumar ◽  
N. M. Siva Mangai ◽  
P. Kirti Gaurav Das
Keyword(s):  
High Throughput ◽  
Hardware Architecture

A High Throughput Hardware Architecture Targeting the AV1 Paeth Intra Predictor

2019 ◽  
Author(s):  
Marcel Correa ◽  
Bianca Waskow ◽  
Jones Goebel ◽  
Daniel Palomino ◽  
Guilherme Correa ◽  
...  
Keyword(s):  
High Throughput ◽  
Hardware Architecture

A High-Throughput Hardware Architecture for AV1 Non-Directional Intra Modes

2020 ◽  
Vol 67 (5) ◽  
pp. 1481-1494 ◽  
Author(s):  
Marcel Moscarelli Correa ◽  
Bianca Hermann Waskow ◽  
Jones William Goebel ◽  
Daniel Munari Palomino ◽  
Guilherme Ribeiro Correa ◽  
...  
Keyword(s):  
High Throughput ◽  
Hardware Architecture
Sign in / Sign up

Export Citation Format

Share Document