A High Throughput Hardware Architecture Targeting the AV1 Paeth Intra Predictor

2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS) ◽

10.1109/lascas.2019.8667544 ◽

2019 ◽

Cited By ~ 5

Author(s):

Marcel Correa ◽

Bianca Waskow ◽

Jones Goebel ◽

Daniel Palomino ◽

Guilherme Correa ◽

...

Keyword(s):

High Throughput ◽

Hardware Architecture

Download Full-text

High-Throughput Sharp Interpolation Filter Hardware Architecture for the AV1 Video Codec

10.1109/sbcci53441.2021.9529993 ◽

2021 ◽

Author(s):

Daiane Freitas ◽

Claudio M. Diniz ◽

Mateus Grellert ◽

Guilherme Correa

Keyword(s):

High Throughput ◽

Hardware Architecture ◽

Video Codec ◽

Interpolation Filter

Download Full-text

An Efficient Hardware Architecture for High Throughput AES Encryptor Using MUX Based Sub Pipelined S-Box

Wireless Personal Communications ◽

10.1007/s11277-016-3385-7 ◽

2016 ◽

Vol 94 (4) ◽

pp. 2259-2273 ◽

Cited By ~ 4

Author(s):

Sridevi Sathya Priya ◽

Palanivel Karthigaikumar ◽

N. M. Siva Mangai ◽

P. Kirti Gaurav Das

Keyword(s):

High Throughput ◽

Hardware Architecture

Download Full-text

A High-Throughput and Memory Efficient 2-D Discrete Wavelet Transform Hardware Architecture for JPEG2000 Standard

2005 IEEE International Symposium on Circuits and Systems ◽

10.1109/iscas.2005.1464627 ◽

2005 ◽

Cited By ~ 2

Author(s):

G. Dimitroulakos ◽

M.D. Galanis ◽

A. Milidonis ◽

C.E. Goutis

Keyword(s):

Wavelet Transform ◽

Discrete Wavelet Transform ◽

High Throughput ◽

Hardware Architecture ◽

Discrete Wavelet ◽

Memory Efficient

Download Full-text

A new reconfigurable hardware architecture for high throughput networking applications and its design methodology

Proceedings International Parallel and Distributed Processing Symposium ◽

10.1109/ipdps.2003.1213337 ◽

2004 ◽

Author(s):

M. Meribout ◽

M. Motomura

Keyword(s):

High Throughput ◽

Design Methodology ◽

Reconfigurable Hardware ◽

Hardware Architecture ◽

Reconfigurable Hardware Architecture

Download Full-text

A high-throughput parallel hardware architecture for H.264/AVC CAVLC encoding

2011 18th IEEE International Conference on Image Processing ◽

10.1109/icip.2011.6116532 ◽

2011 ◽

Cited By ~ 1

Author(s):

Muhammad Shafique ◽

Adnan Orcun Tufek ◽

Jorg Henkel

Keyword(s):

High Throughput ◽

Hardware Architecture

Download Full-text

Multi-level pipelined parallel hardware architecture for high throughput motion and disparity estimation in Multiview Video Coding

2011 Design, Automation & Test in Europe ◽

10.1109/date.2011.5763234 ◽

2011 ◽

Cited By ~ 13

Author(s):

B Zatt ◽

M Shafique ◽

S Bampi ◽

Jörg Henkel

Keyword(s):

Video Coding ◽

High Throughput ◽

Hardware Architecture ◽

Disparity Estimation ◽

Multiview Video Coding ◽

Multiview Video ◽

Multi Level

Download Full-text

Low-Power and High-Throughput Approximate 4×4 DCT Hardware Architecture

2019 IEEE 10th Latin American Symposium on Circuits & Systems (LASCAS) ◽

10.1109/lascas.2019.8667581 ◽

2019 ◽

Cited By ~ 1

Author(s):

Mateus Leme ◽

Luciano Braatz ◽

Daniel Palomino ◽

Luciano Agostini ◽

Marcelo Porto

Keyword(s):

Low Power ◽

High Throughput ◽

Hardware Architecture

Download Full-text

A high throughput CAVLC hardware architecture with parallel coefficients processing for HDTV H.264/AVC enconding

2010 17th IEEE International Conference on Electronics, Circuits and Systems ◽

10.1109/icecs.2010.5724580 ◽

2010 ◽

Cited By ~ 4

Author(s):

Fabio Luis Livi Ramos ◽

Bruno Zatt ◽

Thaisa Leal Silva ◽

Altamiro Susin ◽

Sergio Bampi

Keyword(s):

High Throughput ◽

Hardware Architecture

Download Full-text

A High-Throughput Hardware Architecture for AV1 Non-Directional Intra Modes

IEEE Transactions on Circuits and Systems I Regular Papers ◽

10.1109/tcsi.2020.2973031 ◽

2020 ◽

Vol 67 (5) ◽

pp. 1481-1494 ◽

Cited By ~ 2

Author(s):

Marcel Moscarelli Correa ◽

Bianca Hermann Waskow ◽

Jones William Goebel ◽

Daniel Munari Palomino ◽

Guilherme Ribeiro Correa ◽

...

Keyword(s):

High Throughput ◽

Hardware Architecture

Download Full-text

High throughput hardware architecture for accurate semi-global matching

2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC) ◽

10.1109/aspdac.2017.7858396 ◽

2017 ◽

Cited By ~ 3

Author(s):

Yan Li ◽

Chen Yang ◽

Wei Zhong ◽

Zhiwei Li ◽

Song Chen

Keyword(s):

High Throughput ◽

Hardware Architecture ◽

Global Matching

Download Full-text