An area-efficient VLSI implementation for programmable FIR filters based on a parameterized divide and conquer approach

Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442) ◽

10.1109/icm.2003.238420 ◽

2003 ◽

Author(s):

T. Poonnen ◽

A.T. Fam

Keyword(s):

Vlsi Implementation ◽

Divide And Conquer ◽

Fir Filters ◽

Download Full-text

An area-efficient VLSI implementation for programmable FIR filters based on a parameterized divide and conquer approach

Journal of Systems Architecture ◽

10.1016/j.sysarc.2008.05.006 ◽

2008 ◽

Vol 54 (12) ◽

pp. 1122-1128 ◽

Author(s):

Thomas Poonnen ◽

Adly T. Fam

Keyword(s):

Vlsi Implementation ◽

Divide And Conquer ◽

Fir Filters ◽

Download Full-text

VLSI Implementation of High Speed-Low Power-Area Efficient Multiplier Using Modified Vedic Mathematical Techniques

Recent Patents on Computer Science ◽

10.2174/2213275908666150220203501 ◽

2017 ◽

Vol 9 (3) ◽

pp. 216-221

Author(s):

Abdul Kareem ◽

Vardhana M. ◽

Praveen Kumar

Keyword(s):

Low Power ◽

Vlsi Implementation ◽

Mathematical Techniques ◽

Download Full-text

New scan method and pipeline architecture for VLSI implementation of separable 2-D FIR filters without transposition

TENCON 2008 - 2008 IEEE Region 10 Conference ◽

10.1109/tencon.2008.4766758 ◽

2008 ◽

Author(s):

Basant K. Mohanty ◽

Promod K. Meher

Keyword(s):

Vlsi Implementation ◽

Fir Filters ◽

Pipeline Architecture

Download Full-text

Area Efficient Pipelined VLSI Implementation of List Sphere Decoder

2006 Asia-Pacific Conference on Communications ◽

10.1109/apcc.2006.255901 ◽

2006 ◽

Author(s):

Jin Lee ◽

Sin-chong Park

Keyword(s):

Vlsi Implementation ◽

Sphere Decoder ◽

Download Full-text

Area-Efficient VLSI Implementation for Parallel Linear-Phase FIR Digital Filters of Odd Length Based on Fast FIR Algorithm

IEEE Transactions on Circuits & Systems II Express Briefs ◽

10.1109/tcsii.2012.2195062 ◽

2012 ◽

Vol 59 (6) ◽

pp. 371-375 ◽

Author(s):

Yu-Chi Tsao ◽

Ken Choi

Keyword(s):

Digital Filters ◽

Vlsi Implementation ◽

Linear Phase ◽

Fir Digital Filters ◽

Download Full-text

Coefficient transformations for area-efficient implementation of multiplier-less FIR filters

Proceedings Eleventh International Conference on VLSI Design ◽

10.1109/icvd.1998.646587 ◽

2002 ◽

Author(s):

M. Mehendale ◽

S.B. Roy ◽

S.D. Sherlekar ◽

G. Venkatesh

Keyword(s):

Efficient Implementation ◽

Fir Filters ◽

Download Full-text

VLSI Implementation of Area-Efficient Truncated Modified Booth Multiplier for Signal Processing Applications

Arabian Journal for Science and Engineering ◽

10.1007/s13369-014-1329-7 ◽

2014 ◽

Vol 39 (11) ◽

pp. 7795-7806 ◽

Author(s):

K. N. Vijeyakumar ◽

V. Sumathy ◽

S. Elango

Keyword(s):

Signal Processing ◽

Vlsi Implementation ◽

Booth Multiplier ◽

Download Full-text

VLSI Implementation of Area-efficient List Sphere Decoder

2006 International Conference on Communication Technology ◽

10.1109/icct.2006.341862 ◽

2006 ◽

Author(s):

Seungbeom Lee ◽

Jin Lee ◽

Sin-Chong Park

Keyword(s):

Vlsi Implementation ◽

Sphere Decoder ◽

Download Full-text

VLSI Implementation of Area-Efficient Parallelized Neural Network Accelerator Using Hashing Trick

2019 International SoC Design Conference (ISOCC) ◽

10.1109/isocc47750.2019.9027759 ◽

2019 ◽

Author(s):

Tae Koan Yoo ◽

Jong Kang Park ◽

Jong Tae Kim

Keyword(s):

Neural Network ◽

Vlsi Implementation ◽

Download Full-text

Bit-serial VLSI implementation of delayed LMS adaptive FIR filters

IEEE Transactions on Signal Processing ◽

10.1109/78.301851 ◽

1994 ◽

Vol 42 (8) ◽

pp. 2169-2175 ◽

Author(s):

Chin-Liang Wang

Keyword(s):

Vlsi Implementation ◽

Fir Filters ◽

Download Full-text