VERSE: a vector replacement procedure for improving test compaction in synchronous sequential circuits

Author(s):  
Irith Pomeranz ◽  
Sudhakar M. Reddy
Sign in / Sign up

Export Citation Format

Share Document