An Optimized Standard Cell Design Methodology Targeting Low Parasitics and Small Area for Complementary FETs (CFETs)

2021 ◽  
Author(s):  
Eunbin Park ◽  
Taigon Song
Keyword(s):  
Small Area ◽  
Design Methodology ◽  
Cell Design ◽  
Standard Cell

A generic standard cell design methodology for differential circuit styles

2008 ◽  
Author(s):  
Stéphane Badel ◽  
Erdem Güleyüpoǧlu ◽  
Özgür İnaç ◽  
Anna Peña Martinez ◽  
Paolo Vietti ◽  
...  
Keyword(s):  
Design Methodology ◽  
Cell Design ◽  
Standard Cell ◽  
Differential Circuit

Building-cell design methodology for high-speed GaAs standard-cell LSIs

2002 ◽  
Author(s):  
T. Sasaki ◽  
K. Kawakyu ◽  
T. Seshita ◽  
A. Kameyama ◽  
T. Terada ◽  
...  
Keyword(s):  
High Speed ◽  
Design Methodology ◽  
Cell Design ◽  
Standard Cell

A Generic Standard Cell Design Methodology for Differential Circuit Styles

2008 ◽  
Author(s):  
Stephane Badel ◽  
Erdem Guleyupoglu ◽  
Ozgur Inac ◽  
Anna Pena Martinez ◽  
Paolo Vietti ◽  
...  
Keyword(s):  
Design Methodology ◽  
Cell Design ◽  
Standard Cell ◽  
Differential Circuit

High-speed, low-power, bipolar standard cell design methodology for Gbit/s signal processing

1998 ◽  
Vol 33 (10) ◽  
pp. 1536-1544 ◽  
Author(s):  
K. Koike ◽  
K. Kawai ◽  
A. Onozawa ◽  
Y. Takei ◽  
Y. Kobayashi ◽  
...  
Keyword(s):  
Signal Processing ◽  
Low Power ◽  
High Speed ◽  
Design Methodology ◽  
Cell Design ◽  
Standard Cell

DSA template optimization for contact layer in 1D standard cell design

2014 ◽  
Author(s):  
Zigang Xiao ◽  
Yuelin Du ◽  
Haitong Tian ◽  
Martin D. F. Wong ◽  
He Yi ◽  
...  
Keyword(s):  
Contact Layer ◽  
Cell Design ◽  
Standard Cell
Sign in / Sign up

Export Citation Format

Share Document