Towards implementation of a binary number system for complex numbers

For years complex numbers have been treated as distant relatives of real numbers despite their widespread applications in the fields of electrical and computer engineering. These days computer operations involving complex numbers are most commonly performed by applying divide-and-conquer technique whereby each complex number is separated into its real and imaginary parts, operations are carried out on each group of real and imaginary components, and then the final result of the operation is obtained by accumulating the individual results of the real and imaginary components. This technique forsakes the advantages of using complex numbers in computer arithmetic and there exists a need, at least for some problems, to treat a complex number as one unit and to carry out all operations in this form. In this paper, we have analyzed and proposed a (–1–j)-base binary number system for complex numbers. We have discussed the arithmetic operations of two such binary numbers and outlined work which is currently underway in this area of computer arithmetic.

Download Full-text

Non-standard methods for converting numbers from one number system to another

Informatics in school ◽

10.32517/2221-1993-2020-19-9-28-30 ◽

2020 ◽

Vol 1 (9) ◽

pp. 28-30

Author(s):

D. M. Zlatopolski

Keyword(s):

Binary System ◽

Maximum Degree ◽

Number System ◽

Binary Form ◽

Binary Number ◽

Standard Methods ◽

Optimal Variant ◽

Decimal System ◽

Large Numbers ◽

Independent Work

The article describes a number of little-known methods for translating natural numbers from one number system to another. The first is a method for converting large numbers from the decimal system to the binary system, based on multiple divisions of a given number and all intermediate quotients by 64 (or another number equal to 2n ), followed by writing the last quotient and the resulting remainders in binary form. Then two methods of mutual translation of decimal and binary numbers are described, based on the so-called «Horner scheme». An optimal variant of converting numbers into the binary number system by the method of division by 2 is also given. In conclusion, a fragment of a manuscript from the beginning of the late 16th — early 17th centuries is published with translation into the binary system by the method of highlighting the maximum degree of number 2. Assignments for independent work of students are offered.

Download Full-text

Complex Binary Number System-based Co-Processor Design for Signal Processing Applications

10.1109/iementech53263.2021.9614893 ◽

2021 ◽

Author(s):

Sudia Sai Santosh ◽

Tandyala Sai Swaroop ◽

Tangudu Kavya ◽

Ramesh Chinthala

Keyword(s):

Signal Processing ◽

Number System ◽

Binary Number ◽

Processor Design

Download Full-text

Decimal Hardware Multiplier

Encyclopedia of Information Science and Technology, Fourth Edition ◽

10.4018/978-1-5225-2255-3.ch400 ◽

2018 ◽

pp. 4607-4618

Author(s):

Mário Pereira Vestias

Keyword(s):

Number System ◽

Floating Point ◽

Binary Number ◽

Correct Result ◽

Fundamental Operation ◽

Floating Point Arithmetic ◽

Decimal Arithmetic ◽

Decimal Numbers ◽

Decimal Multiplication ◽

Point Arithmetic

IEEE-754 2008 has extended the standard with decimal floating point arithmetic. Human-centric applications, like financial and commercial, depend on decimal arithmetic since the results must match exactly those obtained by human calculations without being subject to errors caused by decimal to binary conversions. Decimal Multiplication is a fundamental operation utilized in many algorithms and it is referred in the standard IEEE-754 2008. Decimal multiplication has an inherent difficulty associated with the representation of decimal numbers using a binary number system. Both bit and digit carries, as well as invalid results, must be considered in decimal multiplication in order to produce the correct result. This article focuses on algorithms for hardware implementation of decimal multiplication. Both decimal fixed-point and floating-point multiplication are described, including iterative and parallel solutions.

Download Full-text

Decimal Hardware Multiplier

Advanced Methodologies and Technologies in Artificial Intelligence, Computer Simulation, and Human-Computer Interaction - Advances in Computer and Electrical Engineering ◽

10.4018/978-1-5225-7368-5.ch054 ◽

2019 ◽

pp. 722-736

Author(s):

Mário Pereira Vestias

Keyword(s):

Number System ◽

Floating Point ◽

Binary Number ◽

Correct Result ◽

Fundamental Operation ◽

Floating Point Arithmetic ◽

Decimal Arithmetic ◽

Decimal Numbers ◽

Decimal Multiplication ◽

Point Arithmetic

IEEE-754 2008 has extended the standard with decimal floating-point arithmetic. Human-centric applications, like financial and commercial, depend on decimal arithmetic since the results must match exactly those obtained by human calculations without being subject to errors caused by decimal to binary conversions. Decimal multiplication is a fundamental operation utilized in many algorithms, and it is referred in the standard IEEE-754 2008. Decimal multiplication has an inherent difficulty associated with the representation of decimal numbers using a binary number system. Both bit and digit carries, as well as invalid results, must be considered in decimal multiplication in order to produce the correct result. This chapter focuses on algorithms for hardware implementation of decimal multiplication. Both decimal fixed-point and floating-point multiplication are described, including iterative and parallel solutions.

Download Full-text