Validating the performance of a 32nm CMOS high speed serial link receiver with adaptive equalization and baud-rate clock data recovery
Keyword(s):
2008 ◽
Vol 43
(11)
◽
pp. 2492-2502
◽
Keyword(s):
Keyword(s):
2017 ◽
Vol 52
(12)
◽
pp. 3474-3485
◽
Keyword(s):
Keyword(s):
1996 ◽
Vol 31
(8)
◽
pp. 1170-1176
◽
2005 ◽
Vol 40
(4)
◽
pp. 1012-1026
◽
Keyword(s):
2020 ◽
Vol 67
(5)
◽
pp. 1438-1446
◽
Keyword(s):