Tunnel FETs for Ultralow Voltage Digital VLSI Circuits: Part I—Device–Circuit Interaction and Evaluation at Device Level

2014 ◽  
Vol 22 (12) ◽  
pp. 2488-2498 ◽  
Author(s):  
David Esseni ◽  
Manuel Guglielmini ◽  
Bernard Kapidani ◽  
Tommaso Rollo ◽  
Massimo Alioto
1982 ◽  
Vol 29 (3) ◽  
pp. 451-458 ◽  
Author(s):  
J.T. Wallmark
Keyword(s):  

Sign in / Sign up

Export Citation Format

Share Document