Enhancing Model Order Reduction for Nonlinear Analog Circuit Simulation

2016 ◽  
Vol 24 (3) ◽  
pp. 1036-1049 ◽  
Author(s):  
Henda Aridhi ◽  
Mohamed H. Zaki ◽  
Sofiene Tahar
Mathematics ◽  
2021 ◽  
Vol 9 (11) ◽  
pp. 1248
Author(s):  
Xinsheng Wang ◽  
Shimin Fan ◽  
Ming-Zhe Dai ◽  
Chengxi Zhang

The time cost in integrated circuit simulation is an important consideration in the design. This paper investigates the model order reduction of interconnect circuit networks to facilitate numerical analysis. A novel fast and accurate time reduced order model is proposed to simplify the interconnection network structure analysis and perform a fast simulation. The novelty of this study is the use of the power function sum to extend the approximate function to replace the original system’s state function. We give several simulations to verify the effectiveness of the algorithm. The innovation of this model is due to its use of the approximate function of power series expansion to replace the state function of the original system.


PAMM ◽  
2007 ◽  
Vol 7 (1) ◽  
pp. 1021603-1021604 ◽  
Author(s):  
A. Verhoeven ◽  
T. Voss ◽  
P. Astrid ◽  
E.J.W. ter Maten ◽  
T. Bechtold

Sign in / Sign up

Export Citation Format

Share Document