Digital Circuit Optimization via Geometric Programming

Operations Research ◽

10.1287/opre.1050.0254 ◽

2005 ◽

Vol 53 (6) ◽

pp. 899-932 ◽

Author(s):

Stephen P. Boyd ◽

Seung-Jean Kim ◽

Dinesh D. Patil ◽

Mark A. Horowitz

Keyword(s):

Geometric Programming ◽

Digital Circuit ◽

Circuit Optimization

Download Full-text

Research of Digital Circuit Optimization Design Algorithm

INTERNATIONAL JOURNAL ON Advances in Information Sciences and Service Sciences ◽

10.4156/aiss.vol4.issue21.71 ◽

2012 ◽

Vol 4 (21) ◽

pp. 556-563

Author(s):

Xuesong Yan ◽

Hong Yao ◽

Qingzhong Liang ◽

Chengyu Hu

Keyword(s):

Optimization Design ◽

Digital Circuit ◽

Circuit Optimization ◽

Design Algorithm

Download Full-text

Geometric programming for circuit optimization

Proceedings of the 2005 international symposium on physical design - ISPD '05 ◽

10.1145/1055137.1055148 ◽

2005 ◽

Author(s):

Stephen P. Boyd ◽

Seung Jean Kim

Keyword(s):

Geometric Programming ◽

Circuit Optimization

Download Full-text

Design methodology adopting normalized power-delay-and-area product (N-PDAP) for digital-circuit optimization

Current Applied Physics ◽

10.1016/j.cap.2003.09.018 ◽

2004 ◽

Vol 4 (1) ◽

pp. 87-90 ◽

Author(s):

Sun-Ho Kim ◽

Joo-Ae Lee ◽

Daejeong Kim

Keyword(s):

Design Methodology ◽

Digital Circuit ◽

Circuit Optimization ◽

Download Full-text

Multi component digital circuit optimization by solving FSM equations

Euromicro Symposium on Digital System Design, 2003. Proceedings. ◽

10.1109/dsd.2003.1231901 ◽

2003 ◽

Author(s):

N. Yevtushenko ◽

S. Zharikova ◽

M. Vetrova

Keyword(s):

Digital Circuit ◽

Circuit Optimization

Download Full-text

Retiming and clock scheduling for digital circuit optimization

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ◽

10.1109/43.980258 ◽

2002 ◽

Vol 21 (2) ◽

pp. 184-203 ◽

Author(s):

Xun Liu ◽

M.C. Papaefthymiou ◽

E.G. Friedman

Keyword(s):

Digital Circuit ◽

Circuit Optimization

Download Full-text

Digital circuit optimization using Pass Transistor Logic architectures

2016 International Conference on Emerging Trends in Communication Technologies (ETCT) ◽

10.1109/etct.2016.7882922 ◽

2016 ◽

Author(s):

Mudit Mittal ◽

Arun Pratap Singh Rathod

Keyword(s):

Digital Circuit ◽

Circuit Optimization ◽

Pass Transistor ◽

Pass Transistor Logic

Download Full-text

Convex Piecewise-Linear Modeling Method for Circuit Optimization via Geometric Programming

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ◽

10.1109/tcad.2010.2053151 ◽

2010 ◽

Vol 29 (11) ◽

pp. 1823-1827 ◽

Author(s):

Jintae Kim ◽

Lieven Vandenberghe ◽

Chih-Kong Ken Yang

Keyword(s):

Geometric Programming ◽

Piecewise Linear ◽

Modeling Method ◽

Circuit Optimization ◽

Linear Modeling

Download Full-text

Yield-constrained digital circuit sizing via sequential geometric programming

2010 11th International Symposium on Quality Electronic Design (ISQED) ◽

10.1109/isqed.2010.5450391 ◽

2010 ◽

Author(s):

Yu Ben ◽

Laurent El Ghaoui ◽

Kameshwar Poolla ◽

Costas J. Spanos

Keyword(s):

Geometric Programming ◽

Digital Circuit ◽

Download Full-text

Circuit optimization and rule-based categorization

PsycEXTRA Dataset ◽

10.1037/e527352012-792 ◽

2006 ◽

Author(s):

Daniel Lafond ◽

Yves Lacouture ◽

Guy Mineau

Keyword(s):

Circuit Optimization ◽

Download Full-text

Digital Circuit of Multi-Agent System for Two Pedestrian Streams in A Narrow Path

IEICE Proceeding Series ◽

10.15248/proc.2.471 ◽

2014 ◽

Vol 2 ◽

pp. 471-474

Author(s):

Takashi TOYOFUKU ◽

Kunihiko MITSUBORI

Keyword(s):

Digital Circuit ◽

Multi Agent System ◽

Agent System ◽

Download Full-text