Verification of Fault Tolerant Techniques in Finite State Machines Using Simulation Based Fault Injection Targeted At FPGAs for SEU Mitigation

Author(s):  
S.Md.Yousuf, C.Balaji Kumar, S.Yoganand
Sign in / Sign up

Export Citation Format

Share Document