Proceedings of the Workshop on System-Level Interconnect: Problems and Pathfinding Workshop
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 16)

H-INDEX

(FIVE YEARS 0)

Published By ACM

9781450381062

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Building a quantum computer (invited)

Proceedings of the Workshop on System-Level Interconnect: Problems and Pathfinding Workshop ◽

10.1145/3414622.3431913 ◽

2020 ◽

Author(s):

Barry C. Sanders

Keyword(s):

Quantum Computer

Download Full-text

Pathfinding for 2.5D interconnect technologies

Proceedings of the Workshop on System-Level Interconnect: Problems and Pathfinding Workshop ◽

10.1145/3414622.3431906 ◽

2020 ◽

Author(s):

Saptadeep Pal ◽

Puneet Gupta

Download Full-text

Analytical modeling of NoCs for fast simulation and design exploration (invited)

Proceedings of the Workshop on System-Level Interconnect: Problems and Pathfinding Workshop ◽

10.1145/3414622.3432993 ◽

2020 ◽

Author(s):

Raid Ayoub ◽

Michael Kishinevsky ◽

Sumit K. Mandal ◽

Umit Y. Ogras

Keyword(s):

Analytical Modeling ◽

Fast Simulation ◽

Design Exploration

Download Full-text

Wafer scale interconnect and pathfinding for machine learning hardware (invited)

Proceedings of the Workshop on System-Level Interconnect: Problems and Pathfinding Workshop ◽

10.1145/3414622.3432992 ◽

2020 ◽

Author(s):

Patrick Groeneveld

Keyword(s):

Machine Learning ◽

Wafer Scale

Download Full-text

Session details: Quantum computing (2 x 25 min.)

Proceedings of the Workshop on System-Level Interconnect: Problems and Pathfinding Workshop ◽

10.1145/3442422 ◽

2020 ◽

Keyword(s):

Quantum Computing

Download Full-text

Optimal bounded-skew steiner trees to minimize maximum k -active dynamic power

Proceedings of the Workshop on System-Level Interconnect: Problems and Pathfinding Workshop ◽

10.1145/3414622.3431908 ◽

2020 ◽

Author(s):

Hamed Fatemi ◽

Andrew B. Kahng ◽

Minsoo Kim ◽

Jose Pineda de Gyvez

Keyword(s):

Steiner Trees ◽

Dynamic Power

Download Full-text

3D NoC emulation model on a single FPGA

Proceedings of the Workshop on System-Level Interconnect: Problems and Pathfinding Workshop ◽

10.1145/3414622.3431910 ◽

2020 ◽

Author(s):

Jonathan D'Hoore ◽

Poona Bahrebar ◽

Dirk Stroobandt

Download Full-text

Global interconnects in VLSI complexity single flux quantum systems

Proceedings of the Workshop on System-Level Interconnect: Problems and Pathfinding Workshop ◽

10.1145/3414622.3431911 ◽

2020 ◽

Author(s):

Tahereh Jabbari ◽

Eby G. Friedman

Keyword(s):

Quantum Systems ◽

Flux Quantum ◽

Global Interconnects

Download Full-text

Outlook of device and assembly technologies enabling high-performance mobile computing

Proceedings of the Workshop on System-Level Interconnect: Problems and Pathfinding Workshop ◽

10.1145/3414622.3431912 ◽

2020 ◽

Author(s):

Mustafa Badaroglu

Keyword(s):

Mobile Computing ◽

High Performance

Download Full-text

Communication architecture enabling 100x accelerated simulation of biological neural networks

Proceedings of the Workshop on System-Level Interconnect: Problems and Pathfinding Workshop ◽

10.1145/3414622.3431909 ◽

2020 ◽

Author(s):

Kevin Kauth ◽

Tim Stadtmann ◽

Ruben Brandhofer ◽

Vida Sobhani ◽

Tobias Gemmeke

Keyword(s):

Neural Networks ◽

Communication Architecture ◽

Accelerated Simulation ◽

Biological Neural Networks

Download Full-text

Proceedings of the Workshop on System-Level Interconnect: Problems and Pathfinding WorkshopLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By ACM

Building a quantum computer (invited)

Pathfinding for 2.5D interconnect technologies

Analytical modeling of NoCs for fast simulation and design exploration (invited)

Wafer scale interconnect and pathfinding for machine learning hardware (invited)

Session details: Quantum computing (2 x 25 min.)

Optimal bounded-skew steiner trees to minimize maximum k -active dynamic power

3D NoC emulation model on a single FPGA

Global interconnects in VLSI complexity single flux quantum systems

Outlook of device and assembly technologies enabling high-performance mobile computing

Communication architecture enabling 100x accelerated simulation of biological neural networks

Proceedings of the Workshop on System-Level Interconnect: Problems and Pathfinding Workshop
Latest Publications