2020 20th International Symposium on Computer Architecture and Digital Systems (CADS)
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 13)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781728181110

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

The IEEE 754-2019 Compatibility of the Binary Coded Chiliad (BCC) Encoding

2020 20th International Symposium on Computer Architecture and Digital Systems (CADS) ◽

10.1109/cads50570.2020.9211861 ◽

2020 ◽

Author(s):

Morteza Dorrigiv

Download Full-text

Lightweight and DPA-Resistant Post-Quantum Cryptoprocessor based on Binary Ring-LWE

2020 20th International Symposium on Computer Architecture and Digital Systems (CADS) ◽

10.1109/cads50570.2020.9211858 ◽

2020 ◽

Author(s):

Shahriar Ebrahimi ◽

Siavash Bayat-Sarmadi

Download Full-text

Real Vulnerabilities in Partial Reconfigurable Design Cycles; Case Study for Implementation of Hardware Security Modules

2020 20th International Symposium on Computer Architecture and Digital Systems (CADS) ◽

10.1109/cads50570.2020.9211860 ◽

2020 ◽

Author(s):

Hanieh Jafarzadeh ◽

Ali Jahanian

Keyword(s):

Hardware Security ◽

Reconfigurable Design ◽

Hardware Security Modules

Download Full-text

Protecting the FPGA IPs against Higher-order Side Channel Attacks using Dynamic Partial Reconfiguration

2020 20th International Symposium on Computer Architecture and Digital Systems (CADS) ◽

10.1109/cads50570.2020.9211862 ◽

2020 ◽

Author(s):

Ario Kian ◽

Hamed Hosseintalaee ◽

Ali Jahanian

Keyword(s):

Higher Order ◽

Side Channel ◽

Partial Reconfiguration ◽

Side Channel Attacks ◽

Dynamic Partial Reconfiguration

Download Full-text

CMOS Arbiter Physical Unclonable Function with Selecting Modules

2020 20th International Symposium on Computer Architecture and Digital Systems (CADS) ◽

10.1109/cads50570.2020.9211853 ◽

2020 ◽

Author(s):

Mona Moradi ◽

Reza Faghih Mirzaee ◽

Sha Tao

Keyword(s):

Physical Unclonable Function

Download Full-text

Power-efficient, high-PSNR approximate full adder applied in error-resilient computations based on CNTFETs

2020 20th International Symposium on Computer Architecture and Digital Systems (CADS) ◽

10.1109/cads50570.2020.9211854 ◽

2020 ◽

Author(s):

Seyed Erfan Fatemieh ◽

Mohammad Reza Reshadinezhad

Keyword(s):

Full Adder ◽

Error Resilient ◽

Power Efficient

Download Full-text

A GPU-Enabled Extension for Apache Ignite to Facilitate Running Genetic Algorithms

2020 20th International Symposium on Computer Architecture and Digital Systems (CADS) ◽

10.1109/cads50570.2020.9211857 ◽

2020 ◽

Author(s):

Majid Salimi Beni ◽

Amir Hossein Sojoodi ◽

Farshad Khunjush

Keyword(s):

Genetic Algorithms

Download Full-text

A Custom Hardware CCA Engine for Real-time SSVEP-based BCI Applications

2020 20th International Symposium on Computer Architecture and Digital Systems (CADS) ◽

10.1109/cads50570.2020.9211863 ◽

2020 ◽

Author(s):

Reza Karkon ◽

Seyed Mohammad Reza Shahshahani ◽

Hamid Reza Mahdiani

Keyword(s):

Real Time ◽

Custom Hardware

Download Full-text

A Scalable QCA Clocking Mechanism for Efficient Full Utilization of Majority Gates

2020 20th International Symposium on Computer Architecture and Digital Systems (CADS) ◽

10.1109/cads50570.2020.9211859 ◽

2020 ◽

Author(s):

Milad Sangsefidi ◽

Dariush Abedi

Keyword(s):

Full Utilization

Download Full-text

Keynote Speakers

2020 20th International Symposium on Computer Architecture and Digital Systems (CADS) ◽

10.1109/cads50570.2020.9211852 ◽

2020 ◽

Download Full-text

2020 20th International Symposium on Computer Architecture and Digital Systems (CADS)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

The IEEE 754-2019 Compatibility of the Binary Coded Chiliad (BCC) Encoding

Lightweight and DPA-Resistant Post-Quantum Cryptoprocessor based on Binary Ring-LWE

Real Vulnerabilities in Partial Reconfigurable Design Cycles; Case Study for Implementation of Hardware Security Modules

Protecting the FPGA IPs against Higher-order Side Channel Attacks using Dynamic Partial Reconfiguration

CMOS Arbiter Physical Unclonable Function with Selecting Modules

Power-efficient, high-PSNR approximate full adder applied in error-resilient computations based on CNTFETs

A GPU-Enabled Extension for Apache Ignite to Facilitate Running Genetic Algorithms

A Custom Hardware CCA Engine for Real-time SSVEP-based BCI Applications

A Scalable QCA Clocking Mechanism for Efficient Full Utilization of Majority Gates

Keynote Speakers

2020 20th International Symposium on Computer Architecture and Digital Systems (CADS)
Latest Publications