ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
22nd Digital Avionics Systems Conference Proceedings (Cat No 03CH37449) MICRO-03
Latest Publications
TOTAL DOCUMENTS
39
(FIVE YEARS 0)
H-INDEX
20
(FIVE YEARS 0)
Published By IEEE
076952043x
Latest Documents
Most Cited Documents
Contributed Authors
Related Sources
Related Keywords
Latest Documents
Most Cited Documents
Contributed Authors
Related Sources
Related Keywords
In memory of Bob Rau
22nd Digital Avionics Systems Conference Proceedings (Cat No 03CH37449) MICRO-03
◽
10.1109/micro.2003.1253192
◽
2005
◽
Author(s):
M. Schlansker
Download Full-text
Scalable hardware memory disambiguation for high ILP processors
22nd Digital Avionics Systems Conference Proceedings (Cat No 03CH37449) MICRO-03
◽
10.1109/micro.2003.1253244
◽
2004
◽
Cited By ~ 51
Author(s):
S. Sethumadhavan
◽
R. Desikan
◽
D. Burger
◽
C.R. Moore
◽
S.W. Keckler
Keyword(s):
Memory Disambiguation
◽
Scalable Hardware
Download Full-text
LLVA: a low-level virtual instruction set architecture
22nd Digital Avionics Systems Conference Proceedings (Cat No 03CH37449) MICRO-03
◽
10.1109/micro.2003.1253196
◽
2004
◽
Cited By ~ 18
Author(s):
V. Adve
◽
C. Lattner
◽
M. Brukman
◽
A. Shukla
◽
B. Gaeke
Keyword(s):
Instruction Set
◽
Instruction Set Architecture
◽
Low Level
◽
Virtual Instruction
Download Full-text
IA-32 execution layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium/spl reg/-based systems
22nd Digital Avionics Systems Conference Proceedings (Cat No 03CH37449) MICRO-03
◽
10.1109/micro.2003.1253195
◽
2004
◽
Cited By ~ 59
Author(s):
L. Baraz
◽
T. Devor
◽
O. Etzion
◽
S. Goldenberg
◽
A. Skaletsky
◽
...
Keyword(s):
Two Phase
◽
Phase Dynamic
Download Full-text
Processor acceleration through automated instruction set customization
22nd Digital Avionics Systems Conference Proceedings (Cat No 03CH37449) MICRO-03
◽
10.1109/micro.2003.1253189
◽
2004
◽
Cited By ~ 100
Author(s):
N. Clark
◽
Hongtao Zhong
◽
S. Mahlke
Keyword(s):
Instruction Set
Download Full-text
IPStash: a power-efficient memory architecture for IP-lookup
22nd Digital Avionics Systems Conference Proceedings (Cat No 03CH37449) MICRO-03
◽
10.1109/micro.2003.1253210
◽
2004
◽
Cited By ~ 14
Author(s):
S. Kaxiras
◽
G. Keramidas
Keyword(s):
Memory Architecture
◽
Power Efficient
◽
Ip Lookup
◽
Efficient Memory
Download Full-text
The reconfigurable streaming vector processor (RSVP/spl trade/)
22nd Digital Avionics Systems Conference Proceedings (Cat No 03CH37449) MICRO-03
◽
10.1109/micro.2003.1253190
◽
2004
◽
Cited By ~ 11
Author(s):
S. Ciricescu
◽
R. Essick
◽
B. Lucas
◽
P. May
◽
K. Moat
◽
...
Keyword(s):
Vector Processor
Download Full-text
Fast path-based neural branch prediction
22nd Digital Avionics Systems Conference Proceedings (Cat No 03CH37449) MICRO-03
◽
10.1109/micro.2003.1253199
◽
2004
◽
Cited By ~ 45
Author(s):
D.A. Jimenez
Keyword(s):
Branch Prediction
Download Full-text
Generational cache management of code traces in dynamic optimization systems
22nd Digital Avionics Systems Conference Proceedings (Cat No 03CH37449) MICRO-03
◽
10.1109/micro.2003.1253193
◽
2004
◽
Cited By ~ 15
Author(s):
K. Hazelwood
◽
M.D. Smith
Keyword(s):
Dynamic Optimization
◽
Cache Management
Download Full-text
Macro-op scheduling: relaxing scheduling loop constraints
22nd Digital Avionics Systems Conference Proceedings (Cat No 03CH37449) MICRO-03
◽
10.1109/micro.2003.1253202
◽
2004
◽
Cited By ~ 23
Author(s):
I. Kim
◽
M. Lipasti
Keyword(s):
Loop Constraints
Download Full-text
Load More ...
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close