IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002.
Latest Publications

TOTAL DOCUMENTS

236

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

0780376072

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Making Fourier-envelope simulation robust

IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002. ◽

10.1109/iccad.2002.1167541 ◽

2003 ◽

Cited By ~ 8

Author(s):

J. Roychowdhury

Download Full-text

Robust and passive model order reduction for circuits containing susceptance elements

IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002. ◽

10.1109/iccad.2002.1167617 ◽

2003 ◽

Cited By ~ 1

Author(s):

Hui Zheng ◽

L.T. Pileggi

Keyword(s):

Model Order Reduction ◽

Order Reduction ◽

Model Order ◽

Passive Model

Download Full-text

Combinational equivalence checking through function transformation

IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002. ◽

10.1109/iccad.2002.1167583 ◽

2003 ◽

Cited By ~ 1

Author(s):

Hee Hwan Kwak ◽

In-Ho Moon ◽

J.H. Kukula ◽

T.R. Shiple

Keyword(s):

Equivalence Checking ◽

Function Transformation

Download Full-text

Resynthesis of multi-level circuits under tight constraints using symbolic optimization

IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002. ◽

10.1109/iccad.2002.1167606 ◽

2003 ◽

Author(s):

V.N. Kravets ◽

K.A. Sakallah

Keyword(s):

Multi Level

Download Full-text

Specifying and verifying imprecise sequential datapaths by arithmetic transforms

IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002. ◽

10.1109/iccad.2002.1167524 ◽

2003 ◽

Cited By ~ 2

Author(s):

K. Radecka ◽

Z. Zilic

Download Full-text

On theoretical and practical considerations of path selection for delay fault testing

IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002. ◽

10.1109/iccad.2002.1167519 ◽

2003 ◽

Cited By ~ 14

Author(s):

Jing-Jia Liou ◽

L.-C. Wang ◽

Kwang-Ting Cheng

Keyword(s):

Path Selection ◽

Fault Testing ◽

Delay Fault ◽

Delay Fault Testing ◽

Selection For

Download Full-text

Optimization of a fully integrated low power CMOS GPS receiver

IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002. ◽

10.1109/iccad.2002.1167551 ◽

2003 ◽

Cited By ~ 1

Author(s):

P. Vancorenland ◽

P. Coppejans ◽

W. De Cock ◽

P. Leroux ◽

M. Steyaert

Keyword(s):

Low Power ◽

Gps Receiver ◽

Fully Integrated ◽

Low Power Cmos

Download Full-text

Frame-based dynamic voltage and frequency scaling for a MPEG decoder

IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002. ◽

10.1109/iccad.2002.1167613 ◽

2003 ◽

Cited By ~ 23

Author(s):

Kihwan Choi ◽

K. Dantu ◽

Wei-Chung Cheng ◽

M. Pedram

Keyword(s):

Frequency Scaling ◽

Dynamic Voltage

Download Full-text

On-chip interconnect modeling by wire duplication

IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002. ◽

10.1109/iccad.2002.1167556 ◽

2003 ◽

Cited By ~ 11

Author(s):

G. Zhong ◽

C.-K. Koh ◽

K. Roy

Keyword(s):

Interconnect Modeling ◽

On Chip

Download Full-text

Interconnect-aware high-level synthesis for low power

IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002. ◽

10.1109/iccad.2002.1167521 ◽

2003 ◽

Cited By ~ 5

Author(s):

Lin Zhong ◽

N.K. Jha

Keyword(s):

Low Power ◽

High Level Synthesis ◽

High Level

Download Full-text

IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002.Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

Making Fourier-envelope simulation robust

Robust and passive model order reduction for circuits containing susceptance elements

Combinational equivalence checking through function transformation

Resynthesis of multi-level circuits under tight constraints using symbolic optimization

Specifying and verifying imprecise sequential datapaths by arithmetic transforms

On theoretical and practical considerations of path selection for delay fault testing

Optimization of a fully integrated low power CMOS GPS receiver

Frame-based dynamic voltage and frequency scaling for a MPEG decoder

On-chip interconnect modeling by wire duplication

Interconnect-aware high-level synthesis for low power

IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002.
Latest Publications