Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05)
Latest Publications

TOTAL DOCUMENTS

112

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

0769524036

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

A generic method for embedded measurement and compensation of process and temperature variations in SOCs

Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05) ◽

10.1109/iwsoc.2005.9 ◽

2005 ◽

Cited By ~ 1

Author(s):

Hung Tien Bui ◽

Y. Savaria

Keyword(s):

Temperature Variations

Download Full-text

Systolic array-based string matching unit for spam blocking

Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05) ◽

10.1109/iwsoc.2005.104 ◽

2005 ◽

Cited By ~ 2

Author(s):

A.N.M. Ehtesham Rafiq ◽

M. Watheq El-Kharashi ◽

F. Gebali

Keyword(s):

Systolic Array ◽

String Matching

Download Full-text

FPGA implementation of digital controller for DC-DC buck converter

Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05) ◽

10.1109/iwsoc.2005.67 ◽

2005 ◽

Cited By ~ 18

Author(s):

M. Milanovic ◽

M. Truntic ◽

P. Slibar

Keyword(s):

Fpga Implementation ◽

Buck Converter ◽

Digital Controller

Download Full-text

DfM for SoC (design-for-manufacturability for system on a chip)

Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05) ◽

10.1109/iwsoc.2005.53 ◽

2005 ◽

Author(s):

A. Balasinski

Keyword(s):

Design For Manufacturability ◽

System On A Chip

Download Full-text

Open HW, open design SW, and the VC ecosystem dilemma

Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05) ◽

10.1109/iwsoc.2005.88 ◽

2005 ◽

Author(s):

J.-A. Carballo

Keyword(s):

Open Design

Download Full-text

Tier 3 software defined AM radio

Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05) ◽

10.1109/iwsoc.2005.31 ◽

2005 ◽

Cited By ~ 1

Author(s):

Jung Ko ◽

V.C. Gaudet ◽

R. Hang

Keyword(s):

Tier 3

Download Full-text

A field-programmable analog array using translinear elements

Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05) ◽

10.1109/iwsoc.2005.8 ◽

2005 ◽

Cited By ~ 10

Author(s):

D.N. Abramson ◽

J.D. Gray ◽

S. Subramanian ◽

P. Hasler

Keyword(s):

Programmable Analog ◽

Field Programmable ◽

Field Programmable Analog Array

Download Full-text

Design, mapping, and simulations of a 3G WCDMA/FDD base station using network on chip

Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05) ◽

10.1109/iwsoc.2005.50 ◽

2005 ◽

Author(s):

D. Wiklund ◽

D. Liu

Keyword(s):

Base Station ◽

Network On Chip ◽

On Chip

Download Full-text

Global lower bounds for the VLSI macrocell floorplanning problem using semidefinite optimization

Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05) ◽

10.1109/iwsoc.2005.69 ◽

2005 ◽

Cited By ~ 4

Author(s):

P.L. Takouda ◽

M.F. Anjos ◽

A. Vannelli

Keyword(s):

Lower Bounds ◽

Semidefinite Optimization

Download Full-text

A review of common receive-end adaptive equalization schemes and algorithms for a high-speed serial backplane

Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05) ◽

10.1109/iwsoc.2005.24 ◽

2005 ◽

Cited By ~ 1

Author(s):

C.E. Berndt ◽

T. Kwasniewski

Keyword(s):

High Speed ◽

Adaptive Equalization

Download Full-text

Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

A generic method for embedded measurement and compensation of process and temperature variations in SOCs

Systolic array-based string matching unit for spam blocking

FPGA implementation of digital controller for DC-DC buck converter

DfM for SoC (design-for-manufacturability for system on a chip)

Open HW, open design SW, and the VC ecosystem dilemma

Tier 3 software defined AM radio

A field-programmable analog array using translinear elements

Design, mapping, and simulations of a 3G WCDMA/FDD base station using network on chip

Global lower bounds for the VLSI macrocell floorplanning problem using semidefinite optimization

A review of common receive-end adaptive equalization schemes and algorithms for a high-speed serial backplane

Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC'05)
Latest Publications