Proceedings 2001 Conference on Advanced Research in VLSI. ARVLSI 2001
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE Comput. Soc

0769510388

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Methods and circuits for focal-plane computation of features in CMOS visual sensors

Proceedings 2001 Conference on Advanced Research in VLSI. ARVLSI 2001 ◽

10.1109/arvlsi.2001.915564 ◽

2002 ◽

Author(s):

A. Pesavento ◽

C. Koch

Keyword(s):

Focal Plane ◽

Visual Sensors

Download Full-text

Visual sensor with resolution enhancement by mechanical vibrations

Proceedings 2001 Conference on Advanced Research in VLSI. ARVLSI 2001 ◽

10.1109/arvlsi.2001.915565 ◽

2002 ◽

Cited By ~ 14

Author(s):

O. Landolt ◽

A. Mitros ◽

C. Koch

Keyword(s):

Resolution Enhancement ◽

Visual Sensor ◽

Mechanical Vibrations

Download Full-text

Dynamic charge restoration of floating gate subthreshold MOS translinear circuits

Proceedings 2001 Conference on Advanced Research in VLSI. ARVLSI 2001 ◽

10.1109/arvlsi.2001.915558 ◽

2002 ◽

Author(s):

V.F. Koosh ◽

R. Goodman

Keyword(s):

Floating Gate ◽

Translinear Circuits ◽

Dynamic Charge ◽

Mos Translinear Circuits

Download Full-text

Analog MAP decoder for (8, 4) Hamming code in subthreshold CMOS

Proceedings 2001 Conference on Advanced Research in VLSI. ARVLSI 2001 ◽

10.1109/arvlsi.2001.915556 ◽

2002 ◽

Cited By ~ 7

Author(s):

C. Winstead ◽

Jie Dai ◽

Woo Jin Kim ◽

S. Little

Keyword(s):

Hamming Code ◽

Subthreshold Cmos ◽

Map Decoder

Download Full-text

A low-power asynchronous VLSI FIR filter

Proceedings 2001 Conference on Advanced Research in VLSI. ARVLSI 2001 ◽

10.1109/arvlsi.2001.915548 ◽

2002 ◽

Cited By ~ 4

Author(s):

V.A. Bartlett ◽

E. Grass

Keyword(s):

Low Power ◽

Fir Filter ◽

Asynchronous Vlsi

Download Full-text

Design, verification, and test of a true single-phase 8-bit adiabatic multiplier

Proceedings 2001 Conference on Advanced Research in VLSI. ARVLSI 2001 ◽

10.1109/arvlsi.2001.915549 ◽

2002 ◽

Author(s):

Suhwan Kim ◽

C.I. Ziesler ◽

M.C. Papaefthymiou

Keyword(s):

Single Phase ◽

Design Verification

Download Full-text

A high-performance 64-bit adder implemented in output prediction logic

Proceedings 2001 Conference on Advanced Research in VLSI. ARVLSI 2001 ◽

10.1109/arvlsi.2001.915562 ◽

2002 ◽

Cited By ~ 1

Author(s):

Sheng Sun ◽

L. McMurchie ◽

C. Sechen

Keyword(s):

High Performance ◽

Prediction Logic ◽

Output Prediction Logic

Download Full-text

Phantom mode signaling in VLSI systems

Proceedings 2001 Conference on Advanced Research in VLSI. ARVLSI 2001 ◽

10.1109/arvlsi.2001.915553 ◽

2002 ◽

Cited By ~ 7

Author(s):

T. Gabara

Download Full-text

Activity-sensitive flip-flop and latch selection for reduced energy

Proceedings 2001 Conference on Advanced Research in VLSI. ARVLSI 2001 ◽

10.1109/arvlsi.2001.915551 ◽

2002 ◽

Author(s):

Seongmoo Heo ◽

R. Krashinsky ◽

K. Asanovic

Keyword(s):

Flip Flop ◽

Selection For

Download Full-text

A standard-cell self-timed multiplier for energy and area critical synchronous systems

Proceedings 2001 Conference on Advanced Research in VLSI. ARVLSI 2001 ◽

10.1109/arvlsi.2001.915560 ◽

2002 ◽

Cited By ~ 5

Author(s):

K.C. Killpack ◽

E. Mercer ◽

C.J. Meyers

Keyword(s):

Standard Cell ◽

Synchronous Systems

Download Full-text

Proceedings 2001 Conference on Advanced Research in VLSI. ARVLSI 2001Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE Comput. Soc

Methods and circuits for focal-plane computation of features in CMOS visual sensors

Visual sensor with resolution enhancement by mechanical vibrations

Dynamic charge restoration of floating gate subthreshold MOS translinear circuits

Analog MAP decoder for (8, 4) Hamming code in subthreshold CMOS

A low-power asynchronous VLSI FIR filter

Design, verification, and test of a true single-phase 8-bit adiabatic multiplier

A high-performance 64-bit adder implemented in output prediction logic

Phantom mode signaling in VLSI systems

Activity-sensitive flip-flop and latch selection for reduced energy

A standard-cell self-timed multiplier for energy and area critical synchronous systems

Proceedings 2001 Conference on Advanced Research in VLSI. ARVLSI 2001
Latest Publications