Design of Fully Pipelined Dual-Mode Double Precision Reduction Circuit on FPGAs

Author(s):  
Song Guo ◽  
Yong Dou ◽  
Yuanwu Lei
Keyword(s):  
Integration ◽  
2019 ◽  
Vol 64 ◽  
pp. 71-77
Author(s):  
Raffaele De Rose ◽  
Paul Romero ◽  
Marco Lanuzza
Keyword(s):  

2018 ◽  
Vol 7 (3.6) ◽  
pp. 48
Author(s):  
Shaikh Salman Faraz ◽  
Yogesh Suryawanshi ◽  
Sandeep Kakde ◽  
Ankita Tijare ◽  
Rajesh Thakare

Floating point division plays a vital role in quick processing applications. A division is one amongst the complicated modules needed in processors. Area, delay and power consumption are the main factors that play a significant role once planning a floating point dual-precision divider. Compared to different floating-point arithmetic, the design of division is way a lot of sophisticated and needs longer time. Floating point division is that the main arithmetic unit that is employed within the design of the many processors in the field of DSP, math processors and plenty of different applications. This paper relies on the dual-mode practicality of floating point division. The proposed designed architecture supports the single precision (32-bit) as well as double precision (64-bit) IEEE 754 floating point format. It uses restoring division technique for the fraction part division. This design consists of varied sub-modules like shifters, exceptional handlers, Normalizers and many more.  


2009 ◽  
Vol E92-C (3) ◽  
pp. 288-295
Author(s):  
Kazunori YAMANAKA ◽  
Kazuaki KURIHARA ◽  
Akihiko AKASEGAWA ◽  
Masatoshi ISHII ◽  
Teru NAKANISHI

2016 ◽  
Vol 26 (4) ◽  
pp. 319-347 ◽  
Author(s):  
Han-Yu Deng ◽  
Feng Feng ◽  
Xiao-Song Wu

Author(s):  
Christer Fureby ◽  
J. Tegner ◽  
R. Farinaccio ◽  
Robert Stowe ◽  
D. Alexander

Sign in / Sign up

Export Citation Format

Share Document