Thermally Aware Modeling and Performance Analysis of MLGNR as On-Chip VLSI Interconnect Material

Himanshu Sharma; Karmjit Singh Sandha

doi:10.1007/s11664-019-07281-9

Thermally Aware Modeling and Performance Analysis of MLGNR as On-Chip VLSI Interconnect Material

Journal of Electronic Materials ◽

10.1007/s11664-019-07281-9 ◽

2019 ◽

Vol 48 (8) ◽

pp. 4902-4912

Author(s):

Himanshu Sharma ◽

Karmjit Singh Sandha

Keyword(s):

Performance Analysis ◽

And Performance ◽

On Chip ◽

Interconnect Material

Download Full-text

A Modular and Distributed Setup for Power and Performance Analysis of Multi-Processor System-on-Chip at Electronic System Level

2020 IEEE 39th International Performance Computing and Communications Conference (IPCCC) ◽

10.1109/ipccc50635.2020.9391516 ◽

2020 ◽

Author(s):

Muhammad Mudussir Ayub ◽

Franz Kreupl

Keyword(s):

Performance Analysis ◽

Electronic System ◽

System On Chip ◽

System Level ◽

Electronic System Level ◽

And Performance ◽

On Chip

Download Full-text

Model of Network-on-Chip routers and performance analysis

IEICE Electronics Express ◽

10.1587/elex.8.986 ◽

2011 ◽

Vol 8 (13) ◽

pp. 986-993 ◽

Cited By ~ 4

Author(s):

Youhui Zhang ◽

Xiaoguo Dong ◽

Siqing Gan ◽

Weimin Zheng

Keyword(s):

Performance Analysis ◽

Network On Chip ◽

And Performance ◽

On Chip

Download Full-text

Simulation and performance analysis of network on chip architectures using OPNET

2007 7th International Conference on ASIC ◽

10.1109/icasic.2007.4415871 ◽

2007 ◽

Cited By ~ 4

Author(s):

Wu Ning ◽

Ge Fen ◽

Wang Qi

Keyword(s):

Performance Analysis ◽

Network On Chip ◽

And Performance ◽

On Chip

Download Full-text

Power and performance analysis of 3D network-on-chip architectures

Computers & Electrical Engineering ◽

10.1016/j.compeleceng.2020.106592 ◽

2020 ◽

Vol 83 ◽

pp. 106592

Author(s):

Bheemappa Halavar ◽

Basavaraj Talawar

Keyword(s):

Performance Analysis ◽

Network On Chip ◽

3D Network ◽

And Performance ◽

On Chip

Download Full-text

Crosstalk noise and performance analysis of WDM-based torus networks-on-chip

2017 IEEE International Conference on Manipulation, Manufacturing and Measurement on the Nanoscale (3M-NANO) ◽

10.1109/3m-nano.2017.8286273 ◽

2017 ◽

Cited By ~ 1

Author(s):

Shujian Wang ◽

Yiyuan Xie

Keyword(s):

Performance Analysis ◽

Crosstalk Noise ◽

Networks On Chip ◽

And Performance ◽

On Chip ◽

Torus Networks

Download Full-text

Design Trade off and Performance Analysis of Router Architectures in Network-on-Chip

Procedia Computer Science ◽

10.1016/j.procs.2015.07.230 ◽

2015 ◽

Vol 56 ◽

pp. 421-426

Author(s):

Jawwad Latif ◽

Hassan Nazeer Chaudhry ◽

Sadia Azam ◽

Naveed Khan baloch

Keyword(s):

Performance Analysis ◽

Network On Chip ◽

Trade Off ◽

And Performance ◽

On Chip

Download Full-text

Adaptive Channel Buffers in On-Chip Interconnection Networks— A Power and Performance Analysis

IEEE Transactions on Computers ◽

10.1109/tc.2008.77 ◽

2008 ◽

Vol 57 (9) ◽

pp. 1169-1181 ◽

Cited By ~ 20

Author(s):

Avinash Karanth Kodi ◽

Ashwini Sarathy ◽

Ahmed Louri

Keyword(s):

Performance Analysis ◽

Interconnection Networks ◽

And Performance ◽

On Chip

Download Full-text

Engineering plasmons in graphene nanostructures in THz frequencies: Compact modeling and performance analysis for on-chip interconnects

2015 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD) ◽

10.1109/sispad.2015.7292285 ◽

2015 ◽

Cited By ~ 1

Author(s):

Shaloo Rakheja

Keyword(s):

Performance Analysis ◽

Compact Modeling ◽

And Performance ◽

On Chip ◽

Graphene Nanostructures

Download Full-text

Cost and performance analysis for mixed-signal system implementation: system-on-chip or system-on-package?

IEEE Transactions on Electronics Packaging Manufacturing ◽

10.1109/tepm.2002.807721 ◽

2002 ◽

Vol 25 (4) ◽

pp. 262-272 ◽

Cited By ~ 36

Author(s):

M. Shen ◽

Li-Rong Zheng ◽

H. Tenhunen

Keyword(s):

Performance Analysis ◽

System On Chip ◽

Signal System ◽

System Implementation ◽

Mixed Signal ◽

And Performance ◽

On Chip

Download Full-text

Electronic System Level Power and Performance Analysis for Multi-Processor-System-on-Chip

2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig) ◽

10.1109/reconfig48160.2019.8994783 ◽

2019 ◽

Author(s):

Muhammad Mudussir Ayub ◽

Habibullah Ahmadzay ◽

Josef Eckmuller ◽

Franz Kreupl

Keyword(s):

Performance Analysis ◽

Electronic System ◽

System On Chip ◽

System Level ◽

Electronic System Level ◽

And Performance ◽

On Chip

Download Full-text