A low-power SHA-3 designs using embedded digital signal processing slice on FPGA
2016 ◽
Vol 55
◽
pp. 138-152
◽
2013 ◽
Vol 32
(1)
◽
pp. 124-137
◽
Keyword(s):
2010 ◽
Vol 18
(8)
◽
pp. 1225-1229
◽
Keyword(s):
2011 ◽
Vol 5
(2)
◽
pp. 136
◽
Keyword(s):
Keyword(s):