ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
LP-HLS: Automatic power-intent generation for high-level synthesis based hardware implementation flow
Microprocessors and Microsystems
◽
10.1016/j.micpro.2017.02.002
◽
2017
◽
Vol 50
◽
pp. 26-38
◽
Cited By ~ 11
Author(s):
Affaq Qamar
◽
Fahad Bin Muslim
◽
Javed Iqbal
◽
Luciano Lavagno
Keyword(s):
Hardware Implementation
◽
High Level Synthesis
◽
High Level
Download Full-text
Related Documents
Cited By
References
Efficient Hardware Implementation of PQC Primitives and PQC algorithms Using High-Level Synthesis
10.1109/isvlsi51109.2021.00061
◽
2021
◽
Author(s):
Deepraj Soni
◽
Ramesh Karri
Keyword(s):
Hardware Implementation
◽
High Level Synthesis
◽
High Level
Download Full-text
An Efficient Hardware Implementation of TimSort and MergeSort Algorithms Using High Level Synthesis
2017 International Conference on High Performance Computing & Simulation (HPCS)
◽
10.1109/hpcs.2017.92
◽
2017
◽
Cited By ~ 1
Author(s):
Yomna Ben Jmaa
◽
Karim M. A. Ali
◽
David Duvivier
◽
Maher Ben Jemaa
◽
Rabie Ben Atitallah
Keyword(s):
Hardware Implementation
◽
High Level Synthesis
◽
High Level
Download Full-text
A hardware implementation for real-time lane detection using high-level synthesis
2018 International Workshop on Advanced Image Technology (IWAIT)
◽
10.1109/iwait.2018.8369730
◽
2018
◽
Cited By ~ 1
Author(s):
Chanon Khongprasongsiri
◽
Pinit Kumhom
◽
Watcharapan Suwansantisuk
◽
Teerasak Chotikawanid
◽
Surachate Chumpol
◽
...
Keyword(s):
Real Time
◽
Hardware Implementation
◽
Lane Detection
◽
High Level Synthesis
◽
High Level
Download Full-text
Hardware Implementation of a Chaos Based Image Encryption Using High-Level Synthesis
10.1109/icee52715.2021.9544387
◽
2021
◽
Author(s):
Sharifian.M.M Saeed
◽
Vahid Rashtchi
◽
Ali Azarpeyvand
Keyword(s):
Image Encryption
◽
Hardware Implementation
◽
High Level Synthesis
◽
High Level
Download Full-text
High-Level Synthesis for Low Power Hardware Implementation of Unscheduled Data-Dominated Circuits
Journal of Low Power Electronics
◽
10.1166/jolpe.2005.050
◽
2005
◽
Vol 1
(3)
◽
pp. 259-272
◽
Cited By ~ 2
Author(s):
Xiaoyong Tang
◽
Tianyi Jiang
◽
Alex K. Jones
◽
Prithviraj Banerjee
Keyword(s):
Low Power
◽
Hardware Implementation
◽
High Level Synthesis
◽
High Level
Download Full-text
Research of the Efficiency of High-level Synthesis Tool for FPGA Based Hardware Implementation of Some Basic Algorithms for the Big Data Analysis and Management Tasks
2020 26th Conference of Open Innovations Association (FRUCT)
◽
10.23919/fruct48808.2020.9087355
◽
2020
◽
Cited By ~ 1
Author(s):
Alexander Antonov
◽
Denis Besedin
◽
Alexey Filippov
Keyword(s):
Big Data
◽
Data Analysis
◽
Hardware Implementation
◽
Big Data Analysis
◽
High Level Synthesis
◽
Synthesis Tool
◽
High Level
Download Full-text
Teaching Hardware Implementation of Neural Networks using High-Level Synthesis in Less Than Four Hours for Engineering Education of Intelligent Embedded Computing
2019 20th International Carpathian Control Conference (ICCC)
◽
10.1109/carpathiancc.2019.8765994
◽
2019
◽
Cited By ~ 1
Author(s):
Nan-Sheng Huang
◽
Jan-Matthias Braun
◽
Jorgen Christian Larsen
◽
Poramate Manoonpong
Keyword(s):
Neural Networks
◽
Engineering Education
◽
Hardware Implementation
◽
High Level Synthesis
◽
Embedded Computing
◽
High Level
Download Full-text
Hardware implementation of the SUMIS detector using high-level synthesis
2015 IEEE International Symposium on Circuits and Systems (ISCAS)
◽
10.1109/iscas.2015.7169311
◽
2015
◽
Author(s):
Werner Haselmayr
◽
Georg Mostl
◽
Stefan Seeber
◽
Andreas Springer
Keyword(s):
Hardware Implementation
◽
High Level Synthesis
◽
High Level
Download Full-text
High-level synthesis hardware implementation and verification of HEVC DCT on SoC-FPGA
2017 13th International Computer Engineering Conference (ICENCO)
◽
10.1109/icenco.2017.8289815
◽
2017
◽
Author(s):
Belal Mohamed
◽
Amr Elsayed
◽
Omar Amin
◽
Eslam Khafagy
◽
Maher Abdelrasoul
◽
...
Keyword(s):
Hardware Implementation
◽
High Level Synthesis
◽
High Level
Download Full-text
Comparative Evaluation between Fixed and Floating Point Hardware Implementation of Image Conversion on High-level Synthesis
The Proceedings of the 2nd International Conference on Industrial Application Engineering 2015
◽
10.12792/iciae2015.108
◽
2015
◽
Author(s):
Miyu Fujita
◽
Kazunari Yosikawa
◽
Naohiro Iwanaga
◽
Akira Yamawaki
Keyword(s):
Comparative Evaluation
◽
Hardware Implementation
◽
High Level Synthesis
◽
Floating Point
◽
Image Conversion
◽
High Level
Download Full-text
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close