Implementation of modeling and simulation in semiconductor wafer fabrication with time constraints between wet etch and furnace operations

2000 ◽  
Vol 13 (3) ◽  
pp. 273-277 ◽  
Author(s):  
W. Scholl ◽  
J. Domaschke
Sign in / Sign up

Export Citation Format

Share Document