ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
Energy-aware application-specific topology generation for 3D Network-on-Chips
2017 IEEE 20th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)
◽
10.1109/ddecs.2017.7934575
◽
2017
◽
Cited By ~ 1
Author(s):
Arash Barzinmehr
◽
Suleyman Tosun
Keyword(s):
Energy Aware
◽
Topology Generation
◽
3D Network
◽
Application Specific
Download Full-text
Related Documents
Cited By
References
GA Based Congestion Aware Topology Generation for Application Specific NoC
2011 Sixth IEEE International Symposium on Electronic Design, Test and Application
◽
10.1109/delta.2011.26
◽
2011
◽
Cited By ~ 9
Author(s):
Naveen Choudhary
◽
M. S. Gaur
◽
V. Laxmi
◽
Virendra Singh
Keyword(s):
Topology Generation
◽
Application Specific
◽
Congestion Aware
Download Full-text
Application-specific 3D Network-on-Chip design using simulated allocation
2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC)
◽
10.1109/aspdac.2010.5419830
◽
2010
◽
Cited By ~ 4
Author(s):
Pingqiang Zhou
◽
Ping-Hung Yuh
◽
Sachin S. Sapatnekar
Keyword(s):
Network On Chip
◽
Chip Design
◽
3D Network
◽
On Chip
◽
Application Specific
Download Full-text
Area-aware topology generation for Application-Specific Networks-on-Chip using network partitioning
2009 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing
◽
10.1109/pacrim.2009.5291235
◽
2009
◽
Cited By ~ 5
Author(s):
Ahmed A. Morgan
◽
Haytham Elmiligi
◽
M. Watheq El-Kharashi
◽
Fayez Gebali
Keyword(s):
Network Partitioning
◽
Networks On Chip
◽
Topology Generation
◽
On Chip
◽
Application Specific
Download Full-text
Power-Aware Topology Generation Based on Clustering for Application-Specific Network on Chip
Lecture Notes in Electrical Engineering - IAENG Transactions on Engineering Technologies
◽
10.1007/978-94-007-4786-9_11
◽
2012
◽
pp. 135-149
Author(s):
Fen Ge
◽
Ning Wu
Keyword(s):
Network On Chip
◽
Topology Generation
◽
On Chip
◽
Application Specific
Download Full-text
Generalized Fault-Tolerance Topology Generation for Application-Specific Network-on-Chips
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
◽
10.1109/tcad.2019.2952134
◽
2020
◽
Vol 39
(6)
◽
pp. 1191-1204
◽
Cited By ~ 2
Author(s):
Song Chen
◽
Mengke Ge
◽
Zhigang Li
◽
Jinglei Huang
◽
Qi Xu
◽
...
Keyword(s):
Fault Tolerance
◽
Topology Generation
◽
Application Specific
Download Full-text
Energy-aware date-centric MAC for application-specific sensor networks
IEEE/SP 13th Workshop on Statistical Signal Processing, 2005
◽
10.1109/ssp.2005.1628785
◽
2005
◽
Cited By ~ 1
Author(s):
Qing Zhao
◽
Lang Tong
◽
Yunxia Chen
Keyword(s):
Sensor Networks
◽
Energy Aware
◽
Application Specific
Download Full-text
Genetic algorithm based topology generation for application specific Network-on-Chip
Proceedings of 2010 IEEE International Symposium on Circuits and Systems
◽
10.1109/iscas.2010.5537952
◽
2010
◽
Cited By ~ 4
Author(s):
Naveen Choudhary
◽
M. S. Gaur
◽
V. Laxmi
◽
V. Singh
Keyword(s):
Genetic Algorithm
◽
Network On Chip
◽
Topology Generation
◽
On Chip
◽
Application Specific
Download Full-text
Energy aware design methodologies for application specific NoC
NORCHIP 2010
◽
10.1109/norchip.2010.5669451
◽
2010
◽
Cited By ~ 3
Author(s):
Naveen Choudhary
◽
M. S. Gaur
◽
V. Laxmi
◽
Virendra Singh
Keyword(s):
Energy Aware
◽
Design Methodologies
◽
Application Specific
Download Full-text
Implementation of Application Specific Network-On-Chip Architectures on Reconfigurable Device Using Topology Generation Algorithm with Genetic Algorithm Based Optimization Technique
Wireless Networks and Computational Intelligence - Communications in Computer and Information Science
◽
10.1007/978-3-642-31686-9_51
◽
2012
◽
pp. 436-445
◽
Cited By ~ 1
Author(s):
Maheswari M.
◽
Seetharaman G.
Keyword(s):
Genetic Algorithm
◽
Optimization Technique
◽
Network On Chip
◽
Generation Algorithm
◽
Topology Generation
◽
On Chip
◽
Reconfigurable Device
◽
Application Specific
Download Full-text
Energy-aware partitioning of fault-tolerant irregular topologies for 3D network-on-chips
The Journal of Supercomputing
◽
10.1007/s11227-018-2491-6
◽
2018
◽
Vol 74
(9)
◽
pp. 4842-4863
◽
Cited By ~ 1
Author(s):
Suleyman Tosun
◽
Vahid Babaei Ajabshir
Keyword(s):
Fault Tolerant
◽
Energy Aware
◽
3D Network
Download Full-text
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close