Accelerating Tests of Arithmetic Circuits Through On-FPGA Stimuli Generation and Their Reduction

Author(s):  
Jakub Lojda ◽  
Jakub Podivinsky ◽  
Ondrej Cekan ◽  
Zdenek Kotasek
Keyword(s):  
2020 ◽  
Vol 36 (1) ◽  
pp. 33-46
Author(s):  
B. Deveautour ◽  
A. Virazel ◽  
P. Girard ◽  
V. Gherman

Author(s):  
Abdollah Norouzi Doshanlou ◽  
Majid Haghparast ◽  
Mehdi Hosseinzadeh ◽  
Midia Reshadi
Keyword(s):  

Sign in / Sign up

Export Citation Format

Share Document