A New Hardware Friendly 2D-DCT HEVC Compliant Algorithm and its High Throughput and Low Power Hardware Design

2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS) ◽

10.1109/icecs46596.2019.8965063 ◽

2019 ◽

Author(s):

Luciano Almeida Braatz ◽

Antonio Carlos Schneider Beck ◽

Bruno Zatt ◽

Luciano Volcan Agostini ◽

Daniel Munari Palomino ◽

...

Keyword(s):

Low Power ◽

High Throughput ◽

Hardware Design

Download Full-text

High-Throughput and Low-Power Integrated Direct/Inverse HEVC Quantization Hardware Design

2018 IEEE International Symposium on Circuits and Systems (ISCAS) ◽

10.1109/iscas.2018.8351183 ◽

2018 ◽

Cited By ~ 1

Author(s):

Luciano Braatz ◽

Bruno Zatt ◽

Daniel Palomino ◽

Luciano Agostini ◽

Marcelo Porto

Keyword(s):

Low Power ◽

High Throughput ◽

Hardware Design

Download Full-text

Low-power and high-throughput hardware design for the 3D-HEVC depth intra skip

2017 IEEE International Symposium on Circuits and Systems (ISCAS) ◽

10.1109/iscas.2017.8050463 ◽

2017 ◽

Cited By ~ 3

Author(s):

Vladimir Afonso ◽

Altamiro Susin ◽

Luan Audibert ◽

Mario Saldanha ◽

Ruhan Conceicao ◽

...

Keyword(s):

Low Power ◽

High Throughput ◽

Hardware Design

Download Full-text

Hardware Design of Low-Power High-Throughput Sorting Unit

IEEE Transactions on Computers ◽

10.1109/tc.2017.2672966 ◽

2017 ◽

Vol 66 (8) ◽

pp. 1383-1395 ◽

Cited By ~ 6

Author(s):

Shih-Hsiang Lin ◽

Pei-Yin Chen ◽

Yu-Ning Lin

Keyword(s):

Low Power ◽

High Throughput ◽

Hardware Design

Download Full-text

VLSI Based Low Power Hardware Design Using Distributed Arithmetic (DA) Centered 2d Adam7 Transform For The Proposed Image Compression Algorithm

i-manager’s Journal on Embedded Systems ◽

10.26634/jes.2.2.2374 ◽

2013 ◽

Vol 2 (2) ◽

pp. 31-37

Author(s):

L. Vignesh ◽

◽

C. N. Marimuthu ◽

J. Joseph Lynn ◽

◽

...

Keyword(s):

Image Compression ◽

Low Power ◽

Hardware Design ◽

Compression Algorithm ◽

Distributed Arithmetic ◽

Image Compression Algorithm

Download Full-text

High throughput hardware design for the Adaptive Loop Filter of the emerging HEVC video coding

2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI) ◽

10.1109/sbcci.2012.6344446 ◽

2012 ◽

Cited By ~ 5

Author(s):

Fabiane Rediess ◽

Luciano Agostini ◽

Cassio Cristani ◽

Pargles Dall'Oglio ◽

Marcelo Porto

Keyword(s):

Video Coding ◽

High Throughput ◽

Hardware Design ◽

Loop Filter ◽

Adaptive Loop Filter

Download Full-text

Design A Low Power and High Throughput 130nm Full Adder Utilising Exclusive-OR And Exclusive- NOR Gates

Journal of VLSI Circuits and Systems ◽

10.31838/jvcs/03.02.05 ◽

2021 ◽

Vol 3 (2) ◽

Keyword(s):

Low Power ◽

High Throughput ◽

Full Adder ◽

Exclusive Or

Download Full-text

A high-throughput and low-power design for bitmap indexing on 65-nm SOTB CMOS process

2016 International Conference on IC Design and Technology (ICICDT) ◽

10.1109/icicdt.2016.7542042 ◽

2016 ◽

Author(s):

Xuan-Thuan Nguyen ◽

Hong-Thu Nguyen ◽

Cong-Kha Pham

Keyword(s):

Low Power ◽

High Throughput ◽

Low Power Design ◽

Cmos Process

Download Full-text

Low Power Hardware Design for N-Bit Fixed Point Division Algorithm Using GDI Logic

Communications in Computer and Information Science - Microelectronic Devices, Circuits and Systems ◽

10.1007/978-981-16-5048-2_8 ◽

2021 ◽

pp. 89-100

Author(s):

Sudheer Raja Venishetty ◽

Anil Kumar Chidra ◽

B Sai Likhitha ◽

Merigu Deepak ◽

Kumaravel Sundaram

Keyword(s):

Fixed Point ◽

Low Power ◽

Hardware Design ◽

Division Algorithm

Download Full-text

Design and Implementation of Low-Power High-throughput PRNGs for Security Applications

2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID) ◽

10.1109/vlsid.2019.00123 ◽

2019 ◽

Author(s):

Bikram Paul ◽

Apratim Khobragade ◽

Soumith Javvaji Sai ◽

Sushree Sila P. Goswami ◽

Sunil Dutt ◽

...

Keyword(s):

Low Power ◽

High Throughput ◽

Security Applications ◽

Design And Implementation

Download Full-text

Low-power High-throughput Deblocking Filter Architecture for H.264/AVC

2009 International Conference on Electronic Computer Technology ◽

10.1109/icect.2009.109 ◽

2009 ◽

Cited By ~ 7

Author(s):

NamThang Ta ◽

JinSeon Youn ◽

HuiGon Kim ◽

JunRim Choi ◽

Seung-Soo Han

Keyword(s):

Low Power ◽

High Throughput ◽

Deblocking Filter ◽

Filter Architecture

Download Full-text