A complex-envelope based digital phase locked loop with an arctan phase detector implemented on FPGA and performance analysis
Keyword(s):
2010 ◽
Vol 14
(5)
◽
pp. 1103-1108
2021 ◽
Vol 1764
(1)
◽
pp. 012169
1994 ◽
Vol 5
(3)
◽
pp. 307-309
◽
2021 ◽
Vol 68
(1)
◽
pp. 406-415
Keyword(s):