Design of SEE test system for an Analog Front-End circuit with serial LVDS output

Author(s):  
Yafeng Wei ◽  
Zhou Yu ◽  
Jing Li ◽  
Jie Liu ◽  
Jian'an Wang
2007 ◽  
Vol 16 (07n08) ◽  
pp. 2496-2502 ◽  
Author(s):  
J. SCHAMBACH ◽  
G. HOFFMANN ◽  
K. KAJIMOTO ◽  
L. BRIDGES ◽  
G. EPPLEY ◽  
...  

The new Time-of-Flight (TOF) subsystem for STAR at RHIC will have 3840 6-pad Multigap Resistive Plate Chambers (MRPC) distributed over 120 trays. Each tray contains 192 channels and three types of electronics cards: “TINO”, “TDIG” and “TCPU”. Every 30 trays send data to a “THUB” card that interfaces to STAR trigger and transmits data over fiber to a STAR DAQ fiber receiver. TINO contains analog front end electronics based on the CERN/LAA NINO custom IC. TDIG digitizes the data using the CERN HPTDC ASIC. TCPU formats and buffers the digital information. A cosmic ray test system comprised of three plastic scintillators, 4 MRPC modules, and TOF prototype electronics is used to determine the timing resolution to be achieved for the entire TOF system. Overall timing resolution of 80 – 110 ps has been achieved.


Author(s):  
Raja Krishnamoorthy ◽  
E. Kavitha ◽  
V. Beslin Geo ◽  
K.S.R. Radhika ◽  
C. Bharatiraja

Author(s):  
Zu-Jia Lo ◽  
Bipasha Nath ◽  
Yuan-Chuan Wang ◽  
Yun-Jie Huang ◽  
Hui-Chun Huang ◽  
...  

Author(s):  
Antonio Vincenzo Radogna ◽  
Simonetta Capone ◽  
Luca Francioso ◽  
Pietro Aleardo Siciliano ◽  
Stefano D'Amico

2013 ◽  
Vol 475-476 ◽  
pp. 1633-1637
Author(s):  
Seung Yong Bae ◽  
Jong Do Lee ◽  
Eun Ju Choe ◽  
Gil Cho Ahn

This paper presents a low distortion analog front-end (AFE) circuit to process electret microphone output signal. A source follower is employed for the input buffer to interface electret microphone directly to the IC with level shifting. A single-ended to differential converter with output common-mode control is presented to compensate the common-mode variation resulted from gate to source voltage variation in the source follower. A replica stage is adopted to control the output bias voltage of the single-ended to differential converter. The prototype AFE circuit fabricated in a 0.35μm CMOS technology achieves 68.2dB peak SNDR and 79.9dB SFDR over an audio signal bandwidth of 20kHz with 2.5V supply while consuming 1.05mW.


Sign in / Sign up

Export Citation Format

Share Document