Fly-Over: A Light-Weight Distributed Power-Gating Mechanism for Energy-Efficient Networks-on-Chip

2017 ◽  
Author(s):  
Rahul Boyapati ◽  
Jiayi Huang ◽  
Ningyuan Wang ◽  
Kyung Hoon Kim ◽  
Ki Hwan Yum ◽  
...  
Keyword(s):  
Energy Efficient ◽  
Light Weight ◽  
Power Gating ◽  
Distributed Power ◽  
Networks On Chip ◽  
Gating Mechanism ◽  
On Chip

An Energy-Efficient Virtual Channel Power-Gating Mechanism for On-Chip Networks

2015 ◽  
Author(s):  
Amirhossein Mirhosseini ◽  
Mohammad Sadrosadati ◽  
Ali Fakhrzadehgan ◽  
Mehdi Modarressi ◽  
Hamid Sarbazi Azad
Keyword(s):  
Energy Efficient ◽  
Virtual Channel ◽  
Power Gating ◽  
Channel Power ◽  
Gating Mechanism ◽  
On Chip

Energy-efficient optical broadcast for nanophotonic networks-on-chip

2012 ◽  
Author(s):  
Cheng Li ◽  
Mark Browning ◽  
Paul V. Gratz ◽  
Samuel Palermo
Keyword(s):  
Energy Efficient ◽  
Networks On Chip ◽  
On Chip

Application Specific Networks-on-Chip Synthesis: An Energy Efficient Approach

2018 ◽  
Author(s):  
Somayeh Kashi ◽  
Ahmad Patooghy ◽  
Dara Rahmati ◽  
Mahdi Fazeli ◽  
Michel A. Kinsy
Keyword(s):  
Energy Efficient ◽  
Networks On Chip ◽  
Efficient Approach ◽  
On Chip ◽  
Application Specific

Energy-Efficient Networks-on-Chip Architectures: Design and Run-Time Optimization

2021 ◽  
pp. 55-75
Author(s):  
Sumit K. Mandal ◽  
Anish Krishnakumar ◽  
Umit Y. Ogras
Keyword(s):  
Energy Efficient ◽  
Networks On Chip ◽  
Time Optimization ◽  
Run Time ◽  
On Chip

scholarly journals A Runtime Optimization Selection Framework to Realize Energy Efficient Networks-on-Chip

2016 ◽  
Vol E99.D (12) ◽  
pp. 2881-2890
Author(s):  
Yuan HE ◽  
Masaaki KONDO ◽  
Takashi NAKADA ◽  
Hiroshi SASAKI ◽  
Shinobu MIWA ◽  
...  
Keyword(s):  
Energy Efficient ◽  
Networks On Chip ◽  
Runtime Optimization ◽  
Selection Framework ◽  
On Chip

Physical synthesis of energy-efficient networks-on-chip through topology exploration and wire style optimization

2006 ◽  
Author(s):  
Yuanfang Hu ◽  
Hongyu Chen ◽  
Yi Zhu ◽  
A.A. Chien ◽  
Chung-Kuan Cheng
Keyword(s):  
Energy Efficient ◽  
Networks On Chip ◽  
Physical Synthesis ◽  
On Chip

scholarly journals Energy Efficient Run-Time Incremental Mapping for 3-D Networks-on-Chip

2013 ◽  
Vol 28 (1) ◽  
pp. 54-71 ◽  
Author(s):  
Xiao-Hang Wang ◽  
Peng Liu ◽  
Mei Yang ◽  
Maurizio Palesi ◽  
Ying-Tao Jiang ◽  
...  
Keyword(s):  
Energy Efficient ◽  
Networks On Chip ◽  
Run Time ◽  
On Chip

scholarly journals LORAX: Loss-Aware Approximations for Energy-Efficient Silicon Photonic Networks-on-Chip

2020 ◽  
Author(s):  
Febin Sunny ◽  
Asif Mirza ◽  
Ishan Thakkar ◽  
Sudeep Pasricha ◽  
Mahdi Nikdast
Keyword(s):  
Energy Efficient ◽  
Photonic Networks ◽  
Networks On Chip ◽  
Silicon Photonic ◽  
On Chip
Sign in / Sign up

Export Citation Format

Share Document