Improved test pattern generation for sequential circuits using implicit enumeration

Author(s):  
E. Auth ◽  
J. Kastner
Sign in / Sign up

Export Citation Format

Share Document