Summary Report: Wafer Level Reliability Testing Discussion Group

Author(s):  
K.C. Boyko ◽  
J.W. Miller
2018 ◽  
Vol 924 ◽  
pp. 196-199 ◽  
Author(s):  
Birgit Kallinger ◽  
Daniel Kaminzky ◽  
Patrick Berwian ◽  
Jochen Friedrich ◽  
Steffen Oppel

Electrical testing with regard to bipolar degradation of high voltage SiC devices cannot be done on wafer level, but only expensively after module assembly. We show that 4H-SiC material can be optically stressed by applying high UV laser intensities, i.e. bipolar degradation as in electrical stress tests can be provoked on wafer level. Therefore, optical stressing can be used for control measurements and reliability testing. Different injection (=stress) levels have been used similar to the typical doping level of the base material and similar to the established electrical stress test. The analysis of degradation is done by photoluminescence imaging which is a well-established technique for revealing structural defects such as Basal Plane Dislocations (BPDs) and stacking faults (SFs) in 4H-SiC epiwafers and partially processed devices.


1999 ◽  
Author(s):  
Chong K. Oh ◽  
Soh P. Neo ◽  
Jian H. Bi ◽  
Zong M. Wu ◽  
Lian C. Goh ◽  
...  

Sign in / Sign up

Export Citation Format

Share Document