A Scheme to Design Concurrent Error Detection Techniques for the Fast Fourier Transform Implemented in SRAM-Based FPGAs

2018 ◽  
Vol 67 (7) ◽  
pp. 1039-1045
Author(s):  
Ricardo Gonzalez-Toral ◽  
Pedro Reviriego ◽  
Juan Antonio Maestro ◽  
Zhen Gao
Sign in / Sign up

Export Citation Format

Share Document