Quadtree Based Nonsquare Block Structure for Inter Frame Coding in High Efficiency Video Coding

2012 ◽  
Vol 22 (12) ◽  
pp. 1707-1719 ◽  
Author(s):  
Yuan Yuan ◽  
Il-Koo Kim ◽  
Xiaozhen Zheng ◽  
Lingzhi Liu ◽  
Xiaoran Cao ◽  
...  
Keyword(s):  
Video Coding ◽  
High Efficiency ◽  
Block Structure ◽  
High Efficiency Video Coding ◽  
Inter Frame

Adaptive Gradient Information and BFGS Based Inter Frame Rate Control for High Efficiency Video Coding

2017 ◽  
Vol 77 (12) ◽  
pp. 14557-14577 ◽  
Author(s):  
Yuyun Ye ◽  
Xiaohai He ◽  
Qizhi Teng ◽  
Linbo Qing ◽  
Hongwei Lin ◽  
...  
Keyword(s):  
Video Coding ◽  
Rate Control ◽  
High Efficiency ◽  
Frame Rate ◽  
High Efficiency Video Coding ◽  
Gradient Information ◽  
Inter Frame

High-Performance Hardware Interpolation Architecture for High Efficiency Video Coding Decoder

2016 ◽  
Vol 11 (9) ◽  
pp. 764
Author(s):  
Lella Aicha Ayadi ◽  
Nihel Neji ◽  
Hassen Loukil ◽  
Mouhamed Ali Ben Ayed ◽  
Nouri Masmoudi
Keyword(s):  
Video Coding ◽  
High Performance ◽  
High Efficiency ◽  
High Efficiency Video Coding

scholarly journals A low-area high-efficiency video coding inverse transform core using resource and time sharing architecture

2020 ◽  
Vol 2020 (1) ◽  
Author(s):  
Yuan-Ho Chen ◽  
Chieh-Yang Liu
Keyword(s):  
Video Coding ◽  
Large Scale ◽  
High Efficiency ◽  
Vlsi Design ◽  
Cmos Technology ◽  
Oxide Semiconductor ◽  
Time Sharing ◽  
High Efficiency Video Coding ◽  
Low Area ◽  
Matrix Products

AbstractIn this paper, a very-large-scale integration (VLSI) design that can support high-efficiency video coding inverse discrete cosine transform (IDCT) for multiple transform sizes is proposed. The proposed two-dimensional (2-D) IDCT is implemented at a low area by using a single one-dimensional (1-D) IDCT core with a transpose memory. The proposed 1-D IDCT core decomposes a 32-point transform into 16-, 8-, and 4-point matrix products according to the symmetric property of the transform coefficient. Moreover, we use the shift-and-add unit to share hardware resources between multiple transform dimension matrix products. The 1-D IDCT core can simultaneously calculate the first- and second-dimensional data. The results indicate that the proposed 2-D IDCT core has a throughput rate of 250 MP/s, with only 110 K gate counts when implemented into the Taiwan semiconductor manufacturing (TSMC) 90-nm complementary metal-oxide-semiconductor (CMOS) technology. The results show the proposed circuit has the smallest area supporting the multiple transform sizes.

Sign in / Sign up

Export Citation Format

Share Document