ScienceGate
Advanced Search
Author Search
Journal Finder
Blog
Sign in / Sign up
ScienceGate
Search
Author Search
Journal Finder
Blog
Sign in / Sign up
Testability features of the first-generation CELL processor
IEEE International Conference on Test, 2005.
◽
10.1109/test.2005.1583967
◽
2005
◽
Cited By ~ 27
Author(s):
M. Riley
◽
L. Bushard
◽
N. Chelstrom
◽
N. Kiryu
◽
S. Ferguson
Keyword(s):
First Generation
◽
Cell Processor
Download Full-text
Related Documents
Cited By
References
Overview of the Architecture, Circuit Design, and Physical Implementation of a First-Generation Cell Processor
IEEE Journal of Solid-State Circuits
◽
10.1109/jssc.2005.859896
◽
2006
◽
Vol 41
(1)
◽
pp. 179-196
◽
Cited By ~ 144
Author(s):
D.C. Pham
◽
T. Aipperspach
◽
D. Boerstler
◽
M. Bolliger
◽
R. Chaudhry
◽
...
Keyword(s):
Circuit Design
◽
First Generation
◽
Cell Processor
◽
Physical Implementation
Download Full-text
The design methodology and implementation of a first-generation CELL processor: a multi-core SoC
Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.
◽
10.1109/cicc.2005.1568604
◽
2006
◽
Cited By ~ 6
Author(s):
D. Pham
◽
E. Behnen
◽
M. Bolliger
◽
H.P. Hofstee
◽
C. Johns
◽
...
Keyword(s):
Design Methodology
◽
First Generation
◽
Cell Processor
Download Full-text
The design and implementation of double-precision multiplier in a first-generation CELL processor
2005 International Conference on Integrated Circuit Design and Technology, 2005. ICICDT 2005.
◽
10.1109/icicdt.2005.1502577
◽
2005
◽
Cited By ~ 1
Author(s):
J.B. Kuang
◽
T.C. Buchholtz
◽
S.M. Dance
◽
J.D. Warnock
◽
S.N. Storino
◽
...
Keyword(s):
First Generation
◽
Double Precision
◽
Cell Processor
◽
Design And Implementation
Download Full-text
The design and implementation of a first-generation CELL processor
ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.
◽
10.1109/isscc.2005.1493930
◽
2005
◽
Cited By ~ 274
Author(s):
D. Pham
◽
S. Asano
◽
M. Bolliger
◽
M.N. Day
◽
H.P. Hofstee
◽
...
Keyword(s):
First Generation
◽
Cell Processor
◽
Design And Implementation
Download Full-text
The design and implementation of a first-generation CELL processor - a multi-core SoC
2005 International Conference on Integrated Circuit Design and Technology, 2005. ICICDT 2005.
◽
10.1109/icicdt.2005.1502588
◽
2005
◽
Cited By ~ 13
Author(s):
D. Pham
◽
S. Asano
◽
M. Bolliger
◽
M.N. Day
◽
H.P. Hofstee
◽
...
Keyword(s):
First Generation
◽
Cell Processor
◽
Design And Implementation
Download Full-text
Key features of the design methodology enabling a multi-core SoC implementation of a first-generation CELL processor
Asia and South Pacific Conference on Design Automation, 2006.
◽
10.1145/1118299.1118497
◽
2006
◽
Cited By ~ 4
Author(s):
Dac Pham
◽
Atsushi Kameyama
◽
John Keaty
◽
Bob Le
◽
Sang Lee
◽
...
Keyword(s):
Design Methodology
◽
First Generation
◽
Cell Processor
◽
Key Features
Download Full-text
A double-precision multiplier with fine-grained clock-gating support for a first-generation CELL processor
ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.
◽
10.1109/isscc.2005.1494027
◽
2005
◽
Cited By ~ 7
Author(s):
J.B. Kuang
◽
T.C. Buchholtz
◽
S.M. Dance
◽
J.D. Warnock
◽
S.N. Storino
◽
...
Keyword(s):
First Generation
◽
Double Precision
◽
Cell Processor
◽
Clock Gating
◽
Fine Grained
Download Full-text
System-level BER test and jitter extraction of a 6.4Gbps parallel chip to chip bus on the first generation cell processor
IEEE 14th Topical Meeting on Electrical Performance of Electronic Packaging, 2005.
◽
10.1109/epep.2005.1563740
◽
2006
◽
Author(s):
C. Madden
◽
Kyung Suk Oh
◽
A. Torres
◽
Jie Shen
◽
J. Kizer
◽
...
Keyword(s):
First Generation
◽
System Level
◽
Cell Processor
Download Full-text
Key features of the design methodology enabling a multi-core SoC implementation of a first-generation CELL processor
Asia and South Pacific Conference on Design Automation, 2006.
◽
10.1109/aspdac.2006.1594796
◽
2006
◽
Author(s):
D. Pham
◽
H.-W. Anderson
◽
E. Behnen
◽
M. Bolliger
◽
S. Gupta
◽
...
Keyword(s):
Design Methodology
◽
First Generation
◽
Cell Processor
◽
Key Features
Download Full-text
Fine-grained power managed dual-thread vector scalar unit for the first-generation CELL processor
Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.
◽
10.1109/cicc.2005.1568650
◽
2006
◽
Author(s):
T. Beacom
◽
T. Buchholtz
◽
D. Bradley
◽
J. Randolph
◽
S. Storino
◽
...
Keyword(s):
First Generation
◽
Cell Processor
◽
Fine Grained
Download Full-text
Sign in / Sign up
Close
Export Citation Format
Close
Share Document
Close