DIVIDER ARCHITECTURES FOR VLSI IMPLEMENTATION

For the mapping on VLSI of digital signal processing algorithms, fast implementations of the basic arithmetical operations are of great importance. Fast parallel addition and multiplication has received much attention. In this contribution we propose new parallel binary divider structures with favorable properties, such as efficient pipelining, compared with the classical parallel divider architectures.