2016 International SoC Design Conference (ISOCC)
Latest Publications

TOTAL DOCUMENTS

179

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781509032198

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Parallel decoding for multi-stage BCH decoder

2016 International SoC Design Conference (ISOCC) ◽

10.1109/isocc.2016.7799756 ◽

2016 ◽

Author(s):

Prashanthi Metku ◽

Ramu Seva ◽

Kyung Ki Kim ◽

Yong-Bin Kim ◽

Minsu Choi

Keyword(s):

Multi Stage ◽

Parallel Decoding

Download Full-text

A 4.1mA adaptive duty-cycle corrector loop with background calibration in 45nm CMOS process

2016 International SoC Design Conference (ISOCC) ◽

10.1109/isocc.2016.7799740 ◽

2016 ◽

Author(s):

Esther Kim ◽

Deokgwan Jeong ◽

Taehyoun Oh

Keyword(s):

Duty Cycle ◽

Cmos Process ◽

Background Calibration

Download Full-text

Design of eMMC controller with multiple channels

2016 International SoC Design Conference (ISOCC) ◽

10.1109/isocc.2016.7799805 ◽

2016 ◽

Cited By ~ 2

Author(s):

Chulhoon Kim ◽

Chanho Lee

Keyword(s):

Multiple Channels

Download Full-text

A flexible software defined radio-based UHF RFID reader based on the USRP and LabView

2016 International SoC Design Conference (ISOCC) ◽

10.1109/isocc.2016.7799865 ◽

2016 ◽

Cited By ~ 1

Author(s):

Wang Yuechun ◽

Ka Lok Man ◽

Robert G. Maunder ◽

Jin Kyung Lee ◽

Kyung Ki Kim

Keyword(s):

Software Defined Radio ◽

Uhf Rfid ◽

Rfid Reader

Download Full-text

Notice of Violation of IEEE Publication Principles - Current mode four-quadrant multiplier design using CNTFET

2016 International SoC Design Conference (ISOCC) ◽

10.1109/isocc.2016.7799788 ◽

2016 ◽

Author(s):

Gyunam Jeon ◽

Minsu Choi ◽

Kyung Ki Kim ◽

Yong-Bin Kim

Keyword(s):

Current Mode ◽

Four Quadrant

Download Full-text

A design of dual-band smart tag

2016 International SoC Design Conference (ISOCC) ◽

10.1109/isocc.2016.7799699 ◽

2016 ◽

Author(s):

Jin-ho Kim ◽

Yong Moon

Keyword(s):

Dual Band

Download Full-text

A fully integrated high-efficiency step-up DC-DC converter for energy harvesting applications

2016 International SoC Design Conference (ISOCC) ◽

10.1109/isocc.2016.7799720 ◽

2016 ◽

Author(s):

Seyed Mohammad Noghabaei ◽

Mohamad Sawan

Keyword(s):

Energy Harvesting ◽

High Efficiency ◽

Fully Integrated

Download Full-text

Disturb-free 5T loadless SRAM cell design with multi-vth transistors using 28 nm CMOS process

2016 International SoC Design Conference (ISOCC) ◽

10.1109/isocc.2016.7799754 ◽

2016 ◽

Cited By ~ 1

Author(s):

Chua-Chin Wang ◽

Chia-Lung Hsieh

Keyword(s):

Cmos Process ◽

Cell Design ◽

Sram Cell ◽

28 Nm

Download Full-text

Full system verification of compatible microprocessors with a dual physical core verification platform

2016 International SoC Design Conference (ISOCC) ◽

10.1109/isocc.2016.7799825 ◽

2016 ◽

Author(s):

Jyun-Yan Li ◽

Ing-Jer Huang

Keyword(s):

Full System ◽

System Verification

Download Full-text

Design of a configurable bit-resolution CMOS image sensor for the image depth extraction

2016 International SoC Design Conference (ISOCC) ◽

10.1109/isocc.2016.7799729 ◽

2016 ◽

Author(s):

Seongjoo Lee ◽

Minkyu Song

Keyword(s):

Cmos Image Sensor ◽

Image Sensor ◽

Depth Extraction ◽

Image Depth

Download Full-text

2016 International SoC Design Conference (ISOCC)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

Parallel decoding for multi-stage BCH decoder

A 4.1mA adaptive duty-cycle corrector loop with background calibration in 45nm CMOS process

Design of eMMC controller with multiple channels

A flexible software defined radio-based UHF RFID reader based on the USRP and LabView

Notice of Violation of IEEE Publication Principles - Current mode four-quadrant multiplier design using CNTFET

A design of dual-band smart tag

A fully integrated high-efficiency step-up DC-DC converter for energy harvesting applications

Disturb-free 5T loadless SRAM cell design with multi-vth transistors using 28 nm CMOS process

Full system verification of compatible microprocessors with a dual physical core verification platform

Design of a configurable bit-resolution CMOS image sensor for the image depth extraction

2016 International SoC Design Conference (ISOCC)
Latest Publications