Proceedings of the International Workshop on System Level Interconnect Prediction - SLIP '12
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By ACM Press

9781450314374

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Analysis of post-placement length estimation

Proceedings of the International Workshop on System Level Interconnect Prediction - SLIP '12 ◽

10.1145/2347655.2347667 ◽

2012 ◽

Author(s):

William Swartz ◽

Yangyang Li ◽

Amin Farshidi ◽

Laleh Behjat

Keyword(s):

Length Estimation

Download Full-text

A heuristic method for obstacle avoiding group Steiner tree construction

Proceedings of the International Workshop on System Level Interconnect Prediction - SLIP '12 ◽

10.1145/2347655.2347665 ◽

2012 ◽

Author(s):

Tuhina Samanta ◽

Raka Sardar ◽

Hafizur Rahaman ◽

Parthasarathi Dasgupta ◽

Bhargab B. Bhattacharya

Keyword(s):

Steiner Tree ◽

Heuristic Method ◽

Obstacle Avoiding ◽

Tree Construction ◽

Group Steiner Tree

Download Full-text

Improving broadcast efficiency in wireless sensor network time synchronization protocols

Proceedings of the International Workshop on System Level Interconnect Prediction - SLIP '12 ◽

10.1145/2347655.2347672 ◽

2012 ◽

Cited By ~ 1

Author(s):

Wenxun Huang ◽

Yujuan Quan ◽

Deming Chen

Keyword(s):

Wireless Sensor Network ◽

Sensor Network ◽

Time Synchronization ◽

Wireless Sensor ◽

Network Time

Download Full-text

Design and optimization of communication fabrics

Proceedings of the International Workshop on System Level Interconnect Prediction - SLIP '12 ◽

10.1145/2347655.2347662 ◽

2012 ◽

Author(s):

Umit Ogras ◽

Michael Kishinevsky

Keyword(s):

Design And Optimization

Download Full-text

Energy-guided exploration of on-chip network design for exa-scale computing

Proceedings of the International Workshop on System Level Interconnect Prediction - SLIP '12 ◽

10.1145/2347655.2347669 ◽

2012 ◽

Cited By ~ 1

Author(s):

Umit Y. Ogras ◽

Yunus Emre ◽

Jianping Xu ◽

Timothy Kam ◽

Michael Kishinevsky

Keyword(s):

Network Design ◽

Guided Exploration ◽

On Chip

Download Full-text

Impact of lithography retargeting process on low level interconnect in 20nm technology

Proceedings of the International Workshop on System Level Interconnect Prediction - SLIP '12 ◽

10.1145/2347655.2347659 ◽

2012 ◽

Cited By ~ 2

Author(s):

Hongbo Zhang ◽

Yunfei Deng ◽

Jongwook Kye ◽

Martin D. F. Wong

Keyword(s):

Low Level

Download Full-text

Interconnect scaling into the sub-10nm regime

Proceedings of the International Workshop on System Level Interconnect Prediction - SLIP '12 ◽

10.1145/2347655.2347658 ◽

2012 ◽

Cited By ~ 2

Author(s):

Xiangyu Chen ◽

Jiale Liang ◽

H.-S. Philip Wong

Download Full-text

Heterogeneity and interconnect

Proceedings of the International Workshop on System Level Interconnect Prediction - SLIP '12 ◽

10.1145/2347655.2347656 ◽

2012 ◽

Author(s):

Ganapati Srinivasa

Download Full-text

Handling global traffic in future CMP NoCs

Proceedings of the International Workshop on System Level Interconnect Prediction - SLIP '12 ◽

10.1145/2347655.2347671 ◽

2012 ◽

Cited By ~ 10

Author(s):

Ran Manevich ◽

Israel Cidon ◽

Avinoam Kolodny

Download Full-text

A locality-aware bi-level mesh-mesh 2d-noc architecture for future thousand core CMPs

Proceedings of the International Workshop on System Level Interconnect Prediction - SLIP '12 ◽

10.1145/2347655.2347666 ◽

2012 ◽

Author(s):

A. More ◽

B. Taskin

Download Full-text

Proceedings of the International Workshop on System Level Interconnect Prediction - SLIP '12Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By ACM Press

Analysis of post-placement length estimation

A heuristic method for obstacle avoiding group Steiner tree construction

Improving broadcast efficiency in wireless sensor network time synchronization protocols

Design and optimization of communication fabrics

Energy-guided exploration of on-chip network design for exa-scale computing

Impact of lithography retargeting process on low level interconnect in 20nm technology

Interconnect scaling into the sub-10nm regime

Heterogeneity and interconnect

Handling global traffic in future CMP NoCs

A locality-aware bi-level mesh-mesh 2d-noc architecture for future thousand core CMPs

Proceedings of the International Workshop on System Level Interconnect Prediction - SLIP '12
Latest Publications