2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT)
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781509067640

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

POSTER: Improving NUMA System Efficiency with a Utilization-Based Co-scheduling

2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT) ◽

10.1109/pact.2017.27 ◽

2017 ◽

Author(s):

Younghyun Cho ◽

Camilo A. Celis Guzman ◽

Bernhard Egger

Keyword(s):

System Efficiency

Download Full-text

Proxy Benchmarks for Emerging Big-Data Workloads

2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT) ◽

10.1109/pact.2017.44 ◽

2017 ◽

Cited By ~ 1

Author(s):

Reena Panda ◽

Lizy Kurian John

Keyword(s):

Big Data

Download Full-text

A GPU-Friendly Skiplist Algorithm

2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT) ◽

10.1109/pact.2017.13 ◽

2017 ◽

Cited By ~ 4

Author(s):

Nurit Moscovici ◽

Nachshon Cohen ◽

Erez Petrank

Download Full-text

POSTER: Design Space Exploration for Performance Optimization of Deep Neural Networks on Shared Memory Accelerators

2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT) ◽

10.1109/pact.2017.39 ◽

2017 ◽

Cited By ~ 6

Author(s):

Swagath Venkataramani ◽

Jungwook Choi ◽

Vijayalakshmi Srinivasan ◽

Kailash Gopalakrishnan ◽

Leland Chang

Keyword(s):

Neural Networks ◽

Shared Memory ◽

Performance Optimization ◽

Design Space Exploration ◽

Deep Neural Networks ◽

Design Space ◽

Space Exploration

Download Full-text

POSTER: Bridging the Gap Between Deep Learning and Sparse Matrix Format Selection

2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT) ◽

10.1109/pact.2017.33 ◽

2017 ◽

Cited By ~ 1

Author(s):

Yue Zhao ◽

Jiajia Li ◽

Chunhua Liao ◽

Xipeng Shen

Keyword(s):

Deep Learning ◽

Sparse Matrix

Download Full-text

DrMP: Mixed Precision-Aware DRAM for High Performance Approximate and Precise Computing

2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT) ◽

10.1109/pact.2017.34 ◽

2017 ◽

Cited By ~ 5

Author(s):

Xianwei Zhang ◽

Youtao Zhang ◽

Bruce R. Childers ◽

Jun Yang

Keyword(s):

High Performance ◽

Mixed Precision

Download Full-text

Cache Automaton: Repurposing Caches for Automata Processing

2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT) ◽

10.1109/pact.2017.51 ◽

2017 ◽

Cited By ~ 1

Author(s):

Arun Subramaniyan ◽

Jingcheng Wang ◽

Ezhil R. M. Balasubramanian ◽

David Blaauw ◽

Dennis Sylvester ◽

...

Download Full-text

Near-Memory Address Translation

2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT) ◽

10.1109/pact.2017.56 ◽

2017 ◽

Cited By ~ 6

Author(s):

Javier Picorel ◽

Djordje Jevdjic ◽

Babak Falsafi

Keyword(s):

Memory Address ◽

Address Translation

Download Full-text

POSTER: Bridge the Gap Between Neural Networks and Neuromorphic Hardware

2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT) ◽

10.1109/pact.2017.59 ◽

2017 ◽

Author(s):

Yu Ji ◽

YouHui Zhang ◽

WenGuang Chen ◽

Yuan Xie

Keyword(s):

Neural Networks ◽

Neuromorphic Hardware

Download Full-text

Artifact Evaluation Committee

2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT) ◽

10.1109/pact.2017.6 ◽

2017 ◽

Keyword(s):

Evaluation Committee

Download Full-text

2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT)Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

POSTER: Improving NUMA System Efficiency with a Utilization-Based Co-scheduling

Proxy Benchmarks for Emerging Big-Data Workloads

A GPU-Friendly Skiplist Algorithm

POSTER: Design Space Exploration for Performance Optimization of Deep Neural Networks on Shared Memory Accelerators

POSTER: Bridging the Gap Between Deep Learning and Sparse Matrix Format Selection

DrMP: Mixed Precision-Aware DRAM for High Performance Approximate and Precise Computing

Cache Automaton: Repurposing Caches for Automata Processing

Near-Memory Address Translation

POSTER: Bridge the Gap Between Neural Networks and Neuromorphic Hardware

Artifact Evaluation Committee

2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT)
Latest Publications