2010 International Symposium on Electronic System Design
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

9781424489794

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Moore's Law and Beyond: Electronic Design Challenges

2010 International Symposium on Electronic System Design ◽

10.1109/ised.2010.58 ◽

2010 ◽

Author(s):

J A Abraham

Keyword(s):

Moore’S Law ◽

Moore's Law ◽

Design Challenges ◽

Electronic Design

Harmonic Performance Evaluation of CMOS SOI SPDT Switch with Embedded Lateral Substrate Model

2010 International Symposium on Electronic System Design ◽

10.1109/ised.2010.43 ◽

2010 ◽

Cited By ~ 1

Author(s):

A Salimath ◽

M Satyam

Keyword(s):

Performance Evaluation ◽

Substrate Model

CMOS LC Voltage-Controlled Oscillator Design Using Multiwalled Carbon Nanotube Wire Inductor

2010 International Symposium on Electronic System Design ◽

10.1109/ised.2010.15 ◽

2010 ◽

Cited By ~ 2

Author(s):

A Srivastava ◽

Y Xu ◽

Y Liu ◽

A K Sharma ◽

C Mayberry

Keyword(s):

Carbon Nanotube ◽

Multiwalled Carbon Nanotube ◽

Voltage Controlled Oscillator ◽

Multiwalled Carbon

Energy Efficient and Process Tolerant Full Adder Design in Near Threshold Region Using FinFET

2010 International Symposium on Electronic System Design ◽

10.1109/ised.2010.19 ◽

2010 ◽

Cited By ~ 4

Author(s):

A Islam ◽

M W Akram ◽

A Imran ◽

M Hasan

Keyword(s):

Energy Efficient ◽

Full Adder ◽

Threshold Region ◽

Near Threshold

Exploiting GPU On-chip Shared Memory for Accelerating Schedulability Analysis

2010 International Symposium on Electronic System Design ◽

10.1109/ised.2010.36 ◽

2010 ◽

Cited By ~ 1

Author(s):

S Nunna ◽

U D Bordoloi ◽

S Chakraborty ◽

P Eles ◽

Zebo Peng

Keyword(s):

Shared Memory ◽

Schedulability Analysis ◽

On Chip

SAT Based Multi Pin Net Detailed Routing for FPGA

2010 International Symposium on Electronic System Design ◽

10.1109/ised.2010.35 ◽

2010 ◽

Cited By ~ 3

Author(s):

S Mukherjee ◽

S Roy

Differential Evolution Algorithm for MESFET Small Signal Model Parameter Extraction

2010 International Symposium on Electronic System Design ◽

10.1109/ised.2010.46 ◽

2010 ◽

Cited By ~ 3

Author(s):

S L Sabat ◽

S K Udgata

Keyword(s):

Differential Evolution ◽

Differential Evolution Algorithm ◽

Parameter Extraction ◽

Small Signal ◽

Signal Model ◽

Model Parameter ◽

Small Signal Model ◽

Evolution Algorithm

Message from the Technical Program Chairs

2010 International Symposium on Electronic System Design ◽

10.1109/ised.2010.6 ◽

2010 ◽

Keyword(s):

Technical Program

Title Page iii

2010 International Symposium on Electronic System Design ◽

10.1109/ised.2010.2 ◽

2010 ◽

Keyword(s):

Title Page

An Energy Efficient Secure Logic to Provide Resistance against Differential Power Analysis Attacks

2010 International Symposium on Electronic System Design ◽

10.1109/ised.2010.20 ◽

2010 ◽

Cited By ~ 4

Author(s):

P K Sana ◽

M Satyam

Keyword(s):

Energy Efficient ◽

Power Analysis ◽

Differential Power Analysis ◽

Power Analysis Attacks

2010 International Symposium on Electronic System DesignLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

Moore's Law and Beyond: Electronic Design Challenges

Harmonic Performance Evaluation of CMOS SOI SPDT Switch with Embedded Lateral Substrate Model

CMOS LC Voltage-Controlled Oscillator Design Using Multiwalled Carbon Nanotube Wire Inductor

Energy Efficient and Process Tolerant Full Adder Design in Near Threshold Region Using FinFET

Exploiting GPU On-chip Shared Memory for Accelerating Schedulability Analysis

SAT Based Multi Pin Net Detailed Routing for FPGA

Differential Evolution Algorithm for MESFET Small Signal Model Parameter Extraction

Message from the Technical Program Chairs

Title Page iii

An Energy Efficient Secure Logic to Provide Resistance against Differential Power Analysis Attacks

2010 International Symposium on Electronic System Design
Latest Publications