Proceedings of the 17th symposium on Integrated circuits and system design - SBCCI '04
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By ACM Press

1581139470

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Low power gate-level design with mixed-V th (MVT) techniques

Proceedings of the 17th symposium on Integrated circuits and system design - SBCCI '04 ◽

10.1145/1016568.1016641 ◽

2004 ◽

Cited By ~ 6

Author(s):

Frank Sill ◽

Frank Grassert ◽

Dirk Timmermann

Keyword(s):

Low Power ◽

Level Design

Download Full-text

Accurate software performance estimation using domain classification and neural networks

Proceedings of the 17th symposium on Integrated circuits and system design - SBCCI '04 ◽

10.1145/1016568.1016617 ◽

2004 ◽

Cited By ~ 5

Author(s):

M�rcio Seiji Oyamada ◽

Felipe Zschornack ◽

Fl�vio Rech Wagner

Keyword(s):

Neural Networks ◽

Performance Estimation ◽

Software Performance

Download Full-text

PaDReH

Proceedings of the 17th symposium on Integrated circuits and system design - SBCCI '04 ◽

10.1145/1016568.1016580 ◽

2004 ◽

Cited By ~ 9

Author(s):

Ewerson Carvalho ◽

Ney Calazans ◽

Eduardo Bri�o ◽

Fernando Moraes

Download Full-text

An ultra-low-power self-biased current reference

Proceedings of the 17th symposium on Integrated circuits and system design - SBCCI '04 ◽

10.1145/1016568.1016611 ◽

2004 ◽

Cited By ~ 3

Author(s):

Edgar Mauricio Camacho-Galeano ◽

Carlos Galup-Montoro ◽

M�rcio Cherem Schneider

Keyword(s):

Low Power ◽

Ultra Low Power ◽

Current Reference

Download Full-text

Verification and test challenges in SoC designs

Proceedings of the 17th symposium on Integrated circuits and system design - SBCCI '04 ◽

10.1145/1016568.1016573 ◽

2004 ◽

Cited By ~ 2

Author(s):

C�sar Augusto Due�as M.

Download Full-text

Architecture and CAD for FPGAs

Proceedings of the 17th symposium on Integrated circuits and system design - SBCCI '04 ◽

10.1145/1016568.1016577 ◽

2004 ◽

Author(s):

Mike Hutton

Download Full-text

Dual-mode RF receiver front-end using a 0.25-�m 60-GHz f T SiGe:C BiCMOS7RF technology

Proceedings of the 17th symposium on Integrated circuits and system design - SBCCI '04 ◽

10.1145/1016568.1016597 ◽

2004 ◽

Cited By ~ 1

Author(s):

C. P. Moreira ◽

E. Kerherve ◽

P. Jarry ◽

A. A. Shirakawa ◽

D. Belot

Keyword(s):

60 Ghz ◽

Dual Mode ◽

Rf Receiver ◽

Front End

Download Full-text

Statistical analysis and design

Proceedings of the 17th symposium on Integrated circuits and system design - SBCCI '04 ◽

10.1145/1016568.1016576 ◽

2004 ◽

Cited By ~ 5

Author(s):

Chandu Visweswariah

Keyword(s):

Statistical Analysis ◽

Analysis And Design ◽

Statistical Analysis And Design

Download Full-text

Exception handling in microprocessors using assertion libraries

Proceedings of the 17th symposium on Integrated circuits and system design - SBCCI '04 ◽

10.1145/1016568.1016590 ◽

2004 ◽

Cited By ~ 5

Author(s):

Fernando Cortez Sica ◽

Claudionor N. Coelho ◽

Jos� Augusto M. Nacif ◽

Harry Foster ◽

Ant�nio Ot�vio Fernandes

Keyword(s):

Exception Handling

Download Full-text

Modeling and prototyping dynamically reconfigurable systems for efficient computation of dynamic programming methods by rewriting-logic

Proceedings of the 17th symposium on Integrated circuits and system design - SBCCI '04 ◽

10.1145/1016568.1016634 ◽

2004 ◽

Cited By ~ 4

Author(s):

Mauricio Ayala-Rinc�n ◽

Ricardo P. Jacobi ◽

Luis G. A. Carvalho ◽

Carlos H. Llanos ◽

Reiner W. Hartenstein

Keyword(s):

Dynamic Programming ◽

Reconfigurable Systems ◽

Efficient Computation ◽

Rewriting Logic ◽

Dynamically Reconfigurable

Download Full-text

Proceedings of the 17th symposium on Integrated circuits and system design - SBCCI '04Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By ACM Press

Low power gate-level design with mixed-V th (MVT) techniques

Accurate software performance estimation using domain classification and neural networks

PaDReH

An ultra-low-power self-biased current reference

Verification and test challenges in SoC designs

Architecture and CAD for FPGAs

Dual-mode RF receiver front-end using a 0.25-�m 60-GHz f T SiGe:C BiCMOS7RF technology

Statistical analysis and design

Exception handling in microprocessors using assertion libraries

Modeling and prototyping dynamically reconfigurable systems for efficient computation of dynamic programming methods by rewriting-logic

Proceedings of the 17th symposium on Integrated circuits and system design - SBCCI '04
Latest Publications