IFIP Advances in Information and Communication Technology - VLSI-SoC: Design Methodologies for SoC and SiP
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By Springer Berlin Heidelberg

9783642122668, 9783642122675

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Analysis and Design of Charge Pumps for Telecommunication Applications

IFIP Advances in Information and Communication Technology - VLSI-SoC: Design Methodologies for SoC and SiP ◽

10.1007/978-3-642-12267-5_3 ◽

2010 ◽

pp. 43-60 ◽

Cited By ~ 3

Author(s):

Vassilis Kalenteridis ◽

Konstantinos Papathanasiou ◽

Stylianos Siskos

Keyword(s):

Charge Pumps ◽

Analysis And Design

Download Full-text

Universal Methodology to Handle Differential Pairs during Pin Assignment

IFIP Advances in Information and Communication Technology - VLSI-SoC: Design Methodologies for SoC and SiP ◽

10.1007/978-3-642-12267-5_2 ◽

2010 ◽

pp. 22-42

Author(s):

Tilo Meister ◽

Jens Lienig ◽

Gisbert Thomke

Download Full-text

A Lifting-Based Discrete Wavelet Transform and Discrete Wavelet Packet Processor with Support for Higher Order Wavelet Filters

IFIP Advances in Information and Communication Technology - VLSI-SoC: Design Methodologies for SoC and SiP ◽

10.1007/978-3-642-12267-5_9 ◽

2010 ◽

pp. 154-173

Author(s):

Andre Guntoro ◽

Manfred Glesner

Keyword(s):

Wavelet Transform ◽

Discrete Wavelet Transform ◽

Wavelet Packet ◽

Higher Order ◽

Discrete Wavelet ◽

Wavelet Filters

Download Full-text

On the Comparison of Different Number Systems in the Implementation of Complex FIR Filters

IFIP Advances in Information and Communication Technology - VLSI-SoC: Design Methodologies for SoC and SiP ◽

10.1007/978-3-642-12267-5_10 ◽

2010 ◽

pp. 174-190 ◽

Cited By ~ 1

Author(s):

Gian Carlo Cardarilli ◽

Alberto Nannarelli ◽

Marco Re

Keyword(s):

Fir Filters ◽

Number Systems

Download Full-text

A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication

IFIP Advances in Information and Communication Technology - VLSI-SoC: Design Methodologies for SoC and SiP ◽

10.1007/978-3-642-12267-5_13 ◽

2010 ◽

pp. 232-250 ◽

Cited By ~ 9

Author(s):

Vincenzo Rana ◽

David Atienza ◽

Marco Domenico Santambrogio ◽

Donatella Sciuto ◽

Giovanni De Micheli

Keyword(s):

Network On Chip ◽

On Chip

Download Full-text

Physical Design Issues in 3-D Integrated Technologies

IFIP Advances in Information and Communication Technology - VLSI-SoC: Design Methodologies for SoC and SiP ◽

10.1007/978-3-642-12267-5_1 ◽

2010 ◽

pp. 1-21 ◽

Cited By ~ 1

Author(s):

Vasilis F. Pavlidis ◽

Eby G. Friedman

Keyword(s):

Physical Design ◽

Design Issues

Download Full-text

Trapping Biological Species in a Lab-on-Chip Microsystem: Micro Inductor Optimization Design and SU8 Process

IFIP Advances in Information and Communication Technology - VLSI-SoC: Design Methodologies for SoC and SiP ◽

10.1007/978-3-642-12267-5_5 ◽

2010 ◽

pp. 81-96

Author(s):

Christophe Escriba ◽

Rémy Fulcrand ◽

Philippe Artillan ◽

David Jugieu ◽

Aurélien Bancaud ◽

...

Keyword(s):

Optimization Design ◽

Biological Species ◽

Lab On Chip ◽

On Chip

Download Full-text

Fine-Grain Reconfigurable Logic Cells Based on Double-Gate MOSFETs

IFIP Advances in Information and Communication Technology - VLSI-SoC: Design Methodologies for SoC and SiP ◽

10.1007/978-3-642-12267-5_6 ◽

2010 ◽

pp. 97-113 ◽

Cited By ~ 5

Author(s):

Ian O’Connor ◽

Ilham Hassoune ◽

David Navarro

Keyword(s):

Double Gate ◽

Reconfigurable Logic ◽

Fine Grain ◽

Logic Cells

Download Full-text

Real-Time Biologically-Inspired Image Exposure Correction

IFIP Advances in Information and Communication Technology - VLSI-SoC: Design Methodologies for SoC and SiP ◽

10.1007/978-3-642-12267-5_8 ◽

2010 ◽

pp. 133-153

Author(s):

Vassilios Vonikakis ◽

Chryssanthi Iakovidou ◽

Ioannis Andreadis

Keyword(s):

Real Time ◽

Biologically Inspired

Download Full-text

Timing Error Detection and Correction by Time Dilation

IFIP Advances in Information and Communication Technology - VLSI-SoC: Design Methodologies for SoC and SiP ◽

10.1007/978-3-642-12267-5_15 ◽

2010 ◽

pp. 271-285

Author(s):

Andreas Floros ◽

Yiorgos Tsiatouhas ◽

Xrysovalantis Kavousianos

Keyword(s):

Error Detection ◽

Time Dilation ◽

Timing Error ◽

Error Detection And Correction

Download Full-text

IFIP Advances in Information and Communication Technology - VLSI-SoC: Design Methodologies for SoC and SiPLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By Springer Berlin Heidelberg

Analysis and Design of Charge Pumps for Telecommunication Applications

Universal Methodology to Handle Differential Pairs during Pin Assignment

A Lifting-Based Discrete Wavelet Transform and Discrete Wavelet Packet Processor with Support for Higher Order Wavelet Filters

On the Comparison of Different Number Systems in the Implementation of Complex FIR Filters

A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication

Physical Design Issues in 3-D Integrated Technologies

Trapping Biological Species in a Lab-on-Chip Microsystem: Micro Inductor Optimization Design and SU8 Process

Fine-Grain Reconfigurable Logic Cells Based on Double-Gate MOSFETs

Real-Time Biologically-Inspired Image Exposure Correction

Timing Error Detection and Correction by Time Dilation

IFIP Advances in Information and Communication Technology - VLSI-SoC: Design Methodologies for SoC and SiP
Latest Publications