Proceedings of the 2009 international symposium on Physical design - ISPD '09
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By ACM Press

9781605584492

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Physical design methodology for analog circuitsin a system-on-a-chip environment

Proceedings of the 2009 international symposium on Physical design - ISPD '09 ◽

10.1145/1514932.1514951 ◽

2009 ◽

Author(s):

Eric G. Soenen

Keyword(s):

Design Methodology ◽

Physical Design ◽

System On A Chip

Download Full-text

An automatic optical-simulation-based lithography hotspot fix flow for post-route optimization

Proceedings of the 2009 international symposium on Physical design - ISPD '09 ◽

10.1145/1514932.1514959 ◽

2009 ◽

Cited By ~ 1

Author(s):

Yang-Shan Tong ◽

Chia-Wei Lin ◽

Sao-Jie Chen

Keyword(s):

Route Optimization ◽

Optical Simulation ◽

Simulation Based

Download Full-text

One look into the future of CMOS chip design

Proceedings of the 2009 international symposium on Physical design - ISPD '09 ◽

10.1145/1514932.1514933 ◽

2009 ◽

Author(s):

Carl John Anderson

Keyword(s):

Chip Design ◽

The Future ◽

Cmos Chip

Download Full-text

On stress aware active area sizing, gate sizing, and repeater insertion

Proceedings of the 2009 international symposium on Physical design - ISPD '09 ◽

10.1145/1514932.1514941 ◽

2009 ◽

Cited By ~ 2

Author(s):

Ashutosh Chakraborty ◽

David Z. Pan

Keyword(s):

Active Area ◽

Gate Sizing

Download Full-text

A new algorithm for simultaneous gate sizing and threshold voltage assignment

Proceedings of the 2009 international symposium on Physical design - ISPD '09 ◽

10.1145/1514932.1514940 ◽

2009 ◽

Cited By ~ 14

Author(s):

Yifang Liu ◽

Jiang Hu

Keyword(s):

Threshold Voltage ◽

Gate Sizing

Download Full-text

Critical-trunk based obstacle-avoiding rectilinear steiner tree routings for delay and slack optimization

Proceedings of the 2009 international symposium on Physical design - ISPD '09 ◽

10.1145/1514932.1514967 ◽

2009 ◽

Author(s):

Yen-Hung Lin ◽

Shu-Hsin Chang ◽

Yih-Lang Li

Keyword(s):

Steiner Tree ◽

Obstacle Avoiding ◽

Rectilinear Steiner Tree

Download Full-text

Early analysis for power distribution networks

Proceedings of the 2009 international symposium on Physical design - ISPD '09 ◽

10.1145/1514932.1514935 ◽

2009 ◽

Author(s):

Kai Wang ◽

Aveek Sarkar ◽

Norman Chang ◽

Shen Lin

Keyword(s):

Power Distribution ◽

Distribution Networks ◽

Early Analysis ◽

Power Distribution Networks

Download Full-text

Multi-voltage floorplan design with optimal voltage assignment

Proceedings of the 2009 international symposium on Physical design - ISPD '09 ◽

10.1145/1514932.1514937 ◽

2009 ◽

Cited By ~ 4

Author(s):

Qian Zaichen ◽

Evangeline F.Y. Young

Download Full-text

New strategies for gridded physical design for 32nm technologies and beyond

Proceedings of the 2009 international symposium on Physical design - ISPD '09 ◽

10.1145/1514932.1514946 ◽

2009 ◽

Cited By ~ 2

Author(s):

Stephen P. Kornachuk ◽

Michael C. Smayling

Keyword(s):

Physical Design ◽

New Strategies

Download Full-text

A metal-only-ECO solver for input-slew and output-loading violations

Proceedings of the 2009 international symposium on Physical design - ISPD '09 ◽

10.1145/1514932.1514974 ◽

2009 ◽

Cited By ~ 10

Author(s):

Chien Pang Lu ◽

Mango C.-T. Chao ◽

Chen Hsing Lo ◽

Chih Wei Chang

Download Full-text

Proceedings of the 2009 international symposium on Physical design - ISPD '09Latest Publications

TOTAL DOCUMENTS

H-INDEX

Published By ACM Press

Physical design methodology for analog circuitsin a system-on-a-chip environment

An automatic optical-simulation-based lithography hotspot fix flow for post-route optimization

One look into the future of CMOS chip design

On stress aware active area sizing, gate sizing, and repeater insertion

A new algorithm for simultaneous gate sizing and threshold voltage assignment

Critical-trunk based obstacle-avoiding rectilinear steiner tree routings for delay and slack optimization

Early analysis for power distribution networks

Multi-voltage floorplan design with optimal voltage assignment

New strategies for gridded physical design for 32nm technologies and beyond

A metal-only-ECO solver for input-slew and output-loading violations

Proceedings of the 2009 international symposium on Physical design - ISPD '09
Latest Publications