[1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit
Latest Publications

TOTAL DOCUMENTS

123

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By IEEE

0780307682

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

VLSI focal-plane array processor for morphological image processing

[1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit ◽

10.1109/asic.1992.270255 ◽

2003 ◽

Cited By ~ 7

Author(s):

W.-C. Fang ◽

T. Shaw ◽

J. Yu

Keyword(s):

Image Processing ◽

Focal Plane ◽

Focal Plane Array ◽

Array Processor ◽

Morphological Image Processing ◽

Morphological Image

Download Full-text

Micro data flow

[1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit ◽

10.1109/asic.1992.270230 ◽

2003 ◽

Cited By ~ 2

Author(s):

S.-L. Lu ◽

L. Merani

Keyword(s):

Data Flow ◽

Micro Data

Download Full-text

An edge detection ASIC for real time defect detection

[1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit ◽

10.1109/asic.1992.270279 ◽

2003 ◽

Cited By ~ 10

Author(s):

M. Robert ◽

M. Paindavoine ◽

P. Gorria

Keyword(s):

Edge Detection ◽

Real Time ◽

Defect Detection

Download Full-text

A circuit component placer for optimizing layout with arbitrarily shaped rectilinear and soft blocks

[1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit ◽

10.1109/asic.1992.270309 ◽

2003 ◽

Author(s):

T. Lee

Keyword(s):

Circuit Component

Download Full-text

A parallel BDD engine for logic verification

[1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit ◽

10.1109/asic.1992.270213 ◽

2003 ◽

Author(s):

D. Caban ◽

D. Milford

Keyword(s):

Logic Verification

Download Full-text

A video ADC macro for A&D mixed cell-based IC

[1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit ◽

10.1109/asic.1992.270257 ◽

2003 ◽

Author(s):

S. Yasuda ◽

Y. Hara ◽

A. Hasegawa ◽

K. Ryu

Keyword(s):

Mixed Cell

Download Full-text

Monolithic GPS receiver and synthesizer using high-speed silicon bipolar technology

[1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit ◽

10.1109/asic.1992.270306 ◽

2003 ◽

Author(s):

H.-C. Chien ◽

F. Lombardi ◽

W. Hall ◽

J. Young

Keyword(s):

High Speed ◽

Gps Receiver ◽

Bipolar Technology ◽

Silicon Bipolar Technology

Download Full-text

A CMOS ASIC for real time microwave spectral estimation applications

[1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit ◽

10.1109/asic.1992.270305 ◽

2003 ◽

Author(s):

R. Siferd ◽

S. Perumal ◽

W. McCormick

Keyword(s):

Real Time ◽

Spectral Estimation

Download Full-text

Embedded 6 bit flash converter design for digital stereo sound decoder

[1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit ◽

10.1109/asic.1992.270262 ◽

2003 ◽

Author(s):

V. Pathak ◽

K. Ritchie ◽

M. Kitchin

Keyword(s):

Converter Design

Download Full-text

An 8-10-bit, 1-40 MHz analog signal processor with configurable performance for electronic imaging applications

[1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit ◽

10.1109/asic.1992.270261 ◽

2003 ◽

Author(s):

D.M. Boisvert ◽

M.J. Gaboury ◽

R.B. Lloyd

Keyword(s):

Analog Signal ◽

Electronic Imaging ◽

Signal Processor

Download Full-text

[1992] Proceedings. Fifth Annual IEEE International ASIC Conference and ExhibitLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By IEEE

VLSI focal-plane array processor for morphological image processing

Micro data flow

An edge detection ASIC for real time defect detection

A circuit component placer for optimizing layout with arbitrarily shaped rectilinear and soft blocks

A parallel BDD engine for logic verification

A video ADC macro for A&D mixed cell-based IC

Monolithic GPS receiver and synthesizer using high-speed silicon bipolar technology

A CMOS ASIC for real time microwave spectral estimation applications

Embedded 6 bit flash converter design for digital stereo sound decoder

An 8-10-bit, 1-40 MHz analog signal processor with configurable performance for electronic imaging applications

[1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit
Latest Publications