The Kluwer International Series in Engineering and Computer Science - VLSI Specification, Verification and Synthesis
Latest Publications

TOTAL DOCUMENTS

(FIVE YEARS 0)

H-INDEX

(FIVE YEARS 0)

Published By Springer US

9781461291978, 9781461320074

Latest Documents Most Cited Documents Contributed Authors Related Sources Related Keywords

Formal Validation of an Integrated Circuit Design Style

The Kluwer International Series in Engineering and Computer Science - VLSI Specification, Verification and Synthesis ◽

10.1007/978-1-4613-2007-4_10 ◽

1988 ◽

pp. 293-321 ◽

Cited By ~ 3

Author(s):

I. S. Dhingra

Keyword(s):

Circuit Design ◽

Integrated Circuit ◽

Integrated Circuit Design ◽

Formal Validation ◽

Design Style

Download Full-text

Formal Verification and Implementation of a Microprocessor

The Kluwer International Series in Engineering and Computer Science - VLSI Specification, Verification and Synthesis ◽

10.1007/978-1-4613-2007-4_4 ◽

1988 ◽

pp. 129-157 ◽

Cited By ~ 25

Author(s):

Jeffrey J. Joyce

Keyword(s):

Formal Verification

Download Full-text

HOL: A Proof Generating System for Higher-Order Logic

The Kluwer International Series in Engineering and Computer Science - VLSI Specification, Verification and Synthesis ◽

10.1007/978-1-4613-2007-4_3 ◽

1988 ◽

pp. 73-128 ◽

Cited By ~ 147

Author(s):

Michael J. C. Gordon

Keyword(s):

Higher Order ◽

Order Logic ◽

Higher Order Logic ◽

Generating System

Download Full-text

Abstraction Mechanisms for Hardware Verification

The Kluwer International Series in Engineering and Computer Science - VLSI Specification, Verification and Synthesis ◽

10.1007/978-1-4613-2007-4_9 ◽

1988 ◽

pp. 267-291 ◽

Cited By ~ 27

Author(s):

Thomas F. Melham

Keyword(s):

Hardware Verification

Download Full-text

BIDS: A Method for Specifying and Verifying Bidirectional Hardware Devices

The Kluwer International Series in Engineering and Computer Science - VLSI Specification, Verification and Synthesis ◽

10.1007/978-1-4613-2007-4_6 ◽

1988 ◽

pp. 217-233 ◽

Cited By ~ 3

Author(s):

David R. Musser ◽

Paliath Narendran ◽

William J. Premerlani

Download Full-text

A Compositional Model of MOS Circuits

The Kluwer International Series in Engineering and Computer Science - VLSI Specification, Verification and Synthesis ◽

10.1007/978-1-4613-2007-4_11 ◽

1988 ◽

pp. 323-347 ◽

Cited By ~ 5

Author(s):

Glynn Winskel

Keyword(s):

Compositional Model ◽

Mos Circuits

Download Full-text

Contextual Constraints for Design and Verification

The Kluwer International Series in Engineering and Computer Science - VLSI Specification, Verification and Synthesis ◽

10.1007/978-1-4613-2007-4_8 ◽

1988 ◽

pp. 257-265 ◽

Cited By ~ 1

Author(s):

Bruce S. Davie ◽

George J. Milne

Download Full-text

Hardware Verification in the Interactive VHDL Workstation

The Kluwer International Series in Engineering and Computer Science - VLSI Specification, Verification and Synthesis ◽

10.1007/978-1-4613-2007-4_7 ◽

1988 ◽

pp. 235-255 ◽

Cited By ~ 6

Author(s):

Paliath Narendran ◽

Jonathan Stillman

Keyword(s):

Hardware Verification

Download Full-text

A Proof of Correctness of the Viper Microprocessor: The First Level

The Kluwer International Series in Engineering and Computer Science - VLSI Specification, Verification and Synthesis ◽

10.1007/978-1-4613-2007-4_2 ◽

1988 ◽

pp. 27-71 ◽

Cited By ~ 66

Author(s):

Avra Cohn

Keyword(s):

Proof Of Correctness

Download Full-text

A Tactical Framework for Hardware Design

The Kluwer International Series in Engineering and Computer Science - VLSI Specification, Verification and Synthesis ◽

10.1007/978-1-4613-2007-4_12 ◽

1988 ◽

pp. 349-383 ◽

Cited By ~ 8

Author(s):

Steven D. Johnson ◽

Bhaskar Bose ◽

C. David Boyer

Keyword(s):

Hardware Design

Download Full-text

The Kluwer International Series in Engineering and Computer Science - VLSI Specification, Verification and SynthesisLatest Publications

TOTAL DOCUMENTS

H-INDEX

Published By Springer US

Formal Validation of an Integrated Circuit Design Style

Formal Verification and Implementation of a Microprocessor

HOL: A Proof Generating System for Higher-Order Logic

Abstraction Mechanisms for Hardware Verification

BIDS: A Method for Specifying and Verifying Bidirectional Hardware Devices

A Compositional Model of MOS Circuits

Contextual Constraints for Design and Verification

Hardware Verification in the Interactive VHDL Workstation

A Proof of Correctness of the Viper Microprocessor: The First Level

A Tactical Framework for Hardware Design

The Kluwer International Series in Engineering and Computer Science - VLSI Specification, Verification and Synthesis
Latest Publications